fdea114ac2
R-Car M3-W needs a delay of 1 µs before powering off the A3IR and A3VC power domains. Add support for this using a new flag, which indicates that a power area is subject to this quirk. Inspired by a patch in the BSP by Dien Pham. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Link: https://lore.kernel.org/r/ecbc3465c598084c904dd3714e2894463094ed9a.1713348705.git.geert+renesas@glider.be Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
76 lines
2.5 KiB
C
76 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Renesas R-Car System Controller
|
|
*
|
|
* Copyright (C) 2016 Glider bvba
|
|
*/
|
|
#ifndef __SOC_RENESAS_RCAR_SYSC_H__
|
|
#define __SOC_RENESAS_RCAR_SYSC_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
/*
|
|
* Power Domain flags
|
|
*/
|
|
#define PD_CPU BIT(0) /* Area contains main CPU core */
|
|
#define PD_SCU BIT(1) /* Area contains SCU and L2 cache */
|
|
#define PD_NO_CR BIT(2) /* Area lacks PWR{ON,OFF}CR registers */
|
|
#define PD_OFF_DELAY BIT(3) /* Area is subject to power-off delay quirk */
|
|
|
|
#define PD_CPU_CR PD_CPU /* CPU area has CR (R-Car H1) */
|
|
#define PD_CPU_NOCR PD_CPU | PD_NO_CR /* CPU area lacks CR (R-Car Gen2/3) */
|
|
#define PD_ALWAYS_ON PD_NO_CR /* Always-on area */
|
|
|
|
|
|
/*
|
|
* Description of a Power Area
|
|
*/
|
|
|
|
struct rcar_sysc_area {
|
|
const char *name;
|
|
u16 chan_offs; /* Offset of PWRSR register for this area */
|
|
u8 chan_bit; /* Bit in PWR* (except for PWRUP in PWRSR) */
|
|
u8 isr_bit; /* Bit in SYSCI*R */
|
|
s8 parent; /* -1 if none */
|
|
u8 flags; /* See PD_* */
|
|
};
|
|
|
|
|
|
/*
|
|
* SoC-specific Power Area Description
|
|
*/
|
|
|
|
struct rcar_sysc_info {
|
|
int (*init)(void); /* Optional */
|
|
const struct rcar_sysc_area *areas;
|
|
unsigned int num_areas;
|
|
/* Optional External Request Mask Register */
|
|
u32 extmask_offs; /* SYSCEXTMASK register offset */
|
|
u32 extmask_val; /* SYSCEXTMASK register mask value */
|
|
};
|
|
|
|
extern const struct rcar_sysc_info r8a7742_sysc_info;
|
|
extern const struct rcar_sysc_info r8a7743_sysc_info;
|
|
extern const struct rcar_sysc_info r8a7745_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77470_sysc_info;
|
|
extern const struct rcar_sysc_info r8a774a1_sysc_info;
|
|
extern const struct rcar_sysc_info r8a774b1_sysc_info;
|
|
extern const struct rcar_sysc_info r8a774c0_sysc_info;
|
|
extern const struct rcar_sysc_info r8a774e1_sysc_info;
|
|
extern const struct rcar_sysc_info r8a7779_sysc_info;
|
|
extern const struct rcar_sysc_info r8a7790_sysc_info;
|
|
extern const struct rcar_sysc_info r8a7791_sysc_info;
|
|
extern const struct rcar_sysc_info r8a7792_sysc_info;
|
|
extern const struct rcar_sysc_info r8a7794_sysc_info;
|
|
extern struct rcar_sysc_info r8a7795_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77960_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77961_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77965_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77970_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77980_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77990_sysc_info;
|
|
extern const struct rcar_sysc_info r8a77995_sysc_info;
|
|
|
|
#endif /* __SOC_RENESAS_RCAR_SYSC_H__ */
|