2018-11-24 21:36:08 -07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
/*
|
|
|
|
* Copyright (c) 2018, The Linux Foundation. All rights reserved.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/regmap.h>
|
|
|
|
|
|
|
|
#include <dt-bindings/clock/qcom,gpucc-sdm845.h>
|
|
|
|
|
|
|
|
#include "common.h"
|
|
|
|
#include "clk-alpha-pll.h"
|
|
|
|
#include "clk-branch.h"
|
|
|
|
#include "clk-pll.h"
|
|
|
|
#include "clk-rcg.h"
|
|
|
|
#include "clk-regmap.h"
|
|
|
|
#include "gdsc.h"
|
|
|
|
|
|
|
|
#define CX_GMU_CBCR_SLEEP_MASK 0xf
|
|
|
|
#define CX_GMU_CBCR_SLEEP_SHIFT 4
|
|
|
|
#define CX_GMU_CBCR_WAKE_MASK 0xf
|
|
|
|
#define CX_GMU_CBCR_WAKE_SHIFT 8
|
|
|
|
|
|
|
|
enum {
|
|
|
|
P_BI_TCXO,
|
|
|
|
P_GPLL0_OUT_MAIN,
|
|
|
|
P_GPLL0_OUT_MAIN_DIV,
|
|
|
|
P_GPU_CC_PLL1_OUT_MAIN,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct alpha_pll_config gpu_cc_pll1_config = {
|
|
|
|
.l = 0x1a,
|
|
|
|
.alpha = 0xaab,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct clk_alpha_pll gpu_cc_pll1 = {
|
|
|
|
.offset = 0x100,
|
|
|
|
.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],
|
|
|
|
.clkr = {
|
|
|
|
.hw.init = &(struct clk_init_data){
|
|
|
|
.name = "gpu_cc_pll1",
|
2021-04-05 15:47:22 -07:00
|
|
|
.parent_data = &(const struct clk_parent_data){
|
|
|
|
.fw_name = "bi_tcxo", .name = "bi_tcxo",
|
|
|
|
},
|
2018-11-24 21:36:08 -07:00
|
|
|
.num_parents = 1,
|
|
|
|
.ops = &clk_alpha_pll_fabia_ops,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2021-04-05 15:47:22 -07:00
|
|
|
static const struct parent_map gpu_cc_parent_map_0[] = {
|
|
|
|
{ P_BI_TCXO, 0 },
|
|
|
|
{ P_GPU_CC_PLL1_OUT_MAIN, 3 },
|
|
|
|
{ P_GPLL0_OUT_MAIN, 5 },
|
|
|
|
{ P_GPLL0_OUT_MAIN_DIV, 6 },
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct clk_parent_data gpu_cc_parent_data_0[] = {
|
|
|
|
{ .fw_name = "bi_tcxo", .name = "bi_tcxo" },
|
|
|
|
{ .hw = &gpu_cc_pll1.clkr.hw },
|
|
|
|
{ .fw_name = "gcc_gpu_gpll0_clk_src", .name = "gcc_gpu_gpll0_clk_src" },
|
|
|
|
{ .fw_name = "gcc_gpu_gpll0_div_clk_src", .name = "gcc_gpu_gpll0_div_clk_src" },
|
|
|
|
};
|
|
|
|
|
2018-11-24 21:36:08 -07:00
|
|
|
static const struct freq_tbl ftbl_gpu_cc_gmu_clk_src[] = {
|
|
|
|
F(19200000, P_BI_TCXO, 1, 0, 0),
|
|
|
|
F(200000000, P_GPLL0_OUT_MAIN_DIV, 1.5, 0, 0),
|
|
|
|
F(500000000, P_GPU_CC_PLL1_OUT_MAIN, 1, 0, 0),
|
|
|
|
{ }
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct clk_rcg2 gpu_cc_gmu_clk_src = {
|
|
|
|
.cmd_rcgr = 0x1120,
|
|
|
|
.mnd_width = 0,
|
|
|
|
.hid_width = 5,
|
|
|
|
.parent_map = gpu_cc_parent_map_0,
|
|
|
|
.freq_tbl = ftbl_gpu_cc_gmu_clk_src,
|
|
|
|
.clkr.hw.init = &(struct clk_init_data){
|
|
|
|
.name = "gpu_cc_gmu_clk_src",
|
2021-04-05 15:47:22 -07:00
|
|
|
.parent_data = gpu_cc_parent_data_0,
|
|
|
|
.num_parents = ARRAY_SIZE(gpu_cc_parent_data_0),
|
2018-11-24 21:36:08 -07:00
|
|
|
.ops = &clk_rcg2_shared_ops,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct clk_branch gpu_cc_cx_gmu_clk = {
|
|
|
|
.halt_reg = 0x1098,
|
|
|
|
.halt_check = BRANCH_HALT,
|
|
|
|
.clkr = {
|
|
|
|
.enable_reg = 0x1098,
|
|
|
|
.enable_mask = BIT(0),
|
|
|
|
.hw.init = &(struct clk_init_data){
|
|
|
|
.name = "gpu_cc_cx_gmu_clk",
|
2021-04-05 15:47:22 -07:00
|
|
|
.parent_hws = (const struct clk_hw*[]){
|
|
|
|
&gpu_cc_gmu_clk_src.clkr.hw,
|
2018-11-24 21:36:08 -07:00
|
|
|
},
|
|
|
|
.num_parents = 1,
|
|
|
|
.flags = CLK_SET_RATE_PARENT,
|
|
|
|
.ops = &clk_branch2_ops,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct clk_branch gpu_cc_cxo_clk = {
|
|
|
|
.halt_reg = 0x109c,
|
|
|
|
.halt_check = BRANCH_HALT,
|
|
|
|
.clkr = {
|
|
|
|
.enable_reg = 0x109c,
|
|
|
|
.enable_mask = BIT(0),
|
|
|
|
.hw.init = &(struct clk_init_data){
|
|
|
|
.name = "gpu_cc_cxo_clk",
|
|
|
|
.ops = &clk_branch2_ops,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct gdsc gpu_cx_gdsc = {
|
|
|
|
.gdscr = 0x106c,
|
|
|
|
.gds_hw_ctrl = 0x1540,
|
2023-02-01 10:23:05 -07:00
|
|
|
.clk_dis_wait_val = 0x8,
|
2018-11-24 21:36:08 -07:00
|
|
|
.pd = {
|
|
|
|
.name = "gpu_cx_gdsc",
|
|
|
|
},
|
|
|
|
.pwrsts = PWRSTS_OFF_ON,
|
|
|
|
.flags = VOTABLE,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct gdsc gpu_gx_gdsc = {
|
|
|
|
.gdscr = 0x100c,
|
|
|
|
.clamp_io_ctrl = 0x1508,
|
|
|
|
.pd = {
|
|
|
|
.name = "gpu_gx_gdsc",
|
2020-07-09 06:52:40 -07:00
|
|
|
.power_on = gdsc_gx_do_nothing_enable,
|
2018-11-24 21:36:08 -07:00
|
|
|
},
|
|
|
|
.pwrsts = PWRSTS_OFF_ON,
|
|
|
|
.flags = CLAMP_IO | AON_RESET | POLL_CFG_GDSCR,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct clk_regmap *gpu_cc_sdm845_clocks[] = {
|
|
|
|
[GPU_CC_CXO_CLK] = &gpu_cc_cxo_clk.clkr,
|
|
|
|
[GPU_CC_CX_GMU_CLK] = &gpu_cc_cx_gmu_clk.clkr,
|
|
|
|
[GPU_CC_GMU_CLK_SRC] = &gpu_cc_gmu_clk_src.clkr,
|
|
|
|
[GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct gdsc *gpu_cc_sdm845_gdscs[] = {
|
|
|
|
[GPU_CX_GDSC] = &gpu_cx_gdsc,
|
|
|
|
[GPU_GX_GDSC] = &gpu_gx_gdsc,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct regmap_config gpu_cc_sdm845_regmap_config = {
|
|
|
|
.reg_bits = 32,
|
|
|
|
.reg_stride = 4,
|
|
|
|
.val_bits = 32,
|
|
|
|
.max_register = 0x8008,
|
|
|
|
.fast_io = true,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct qcom_cc_desc gpu_cc_sdm845_desc = {
|
|
|
|
.config = &gpu_cc_sdm845_regmap_config,
|
|
|
|
.clks = gpu_cc_sdm845_clocks,
|
|
|
|
.num_clks = ARRAY_SIZE(gpu_cc_sdm845_clocks),
|
|
|
|
.gdscs = gpu_cc_sdm845_gdscs,
|
|
|
|
.num_gdscs = ARRAY_SIZE(gpu_cc_sdm845_gdscs),
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct of_device_id gpu_cc_sdm845_match_table[] = {
|
|
|
|
{ .compatible = "qcom,sdm845-gpucc" },
|
|
|
|
{ }
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(of, gpu_cc_sdm845_match_table);
|
|
|
|
|
|
|
|
static int gpu_cc_sdm845_probe(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct regmap *regmap;
|
|
|
|
unsigned int value, mask;
|
|
|
|
|
|
|
|
regmap = qcom_cc_map(pdev, &gpu_cc_sdm845_desc);
|
|
|
|
if (IS_ERR(regmap))
|
|
|
|
return PTR_ERR(regmap);
|
|
|
|
|
|
|
|
clk_fabia_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Configure gpu_cc_cx_gmu_clk with recommended
|
|
|
|
* wakeup/sleep settings
|
|
|
|
*/
|
|
|
|
mask = CX_GMU_CBCR_WAKE_MASK << CX_GMU_CBCR_WAKE_SHIFT;
|
|
|
|
mask |= CX_GMU_CBCR_SLEEP_MASK << CX_GMU_CBCR_SLEEP_SHIFT;
|
|
|
|
value = 0xf << CX_GMU_CBCR_WAKE_SHIFT | 0xf << CX_GMU_CBCR_SLEEP_SHIFT;
|
|
|
|
regmap_update_bits(regmap, 0x1098, mask, value);
|
|
|
|
|
2024-06-05 05:45:40 -07:00
|
|
|
return qcom_cc_really_probe(&pdev->dev, &gpu_cc_sdm845_desc, regmap);
|
2018-11-24 21:36:08 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver gpu_cc_sdm845_driver = {
|
|
|
|
.probe = gpu_cc_sdm845_probe,
|
|
|
|
.driver = {
|
|
|
|
.name = "sdm845-gpucc",
|
|
|
|
.of_match_table = gpu_cc_sdm845_match_table,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2024-02-06 08:25:14 -07:00
|
|
|
module_platform_driver(gpu_cc_sdm845_driver);
|
2018-11-24 21:36:08 -07:00
|
|
|
|
|
|
|
MODULE_DESCRIPTION("QTI GPUCC SDM845 Driver");
|
|
|
|
MODULE_LICENSE("GPL v2");
|