[ARM] basic support for the Marvell Orion SoC family
The Marvell Orion is a family of ARM SoCs with a DDR/DDR2 memory
controller, 10/100/1000 ethernet MAC, and USB 2.0 interfaces,
and, depending on the specific model, PCI-E interface, PCI-X
interface, SATA controllers, crypto unit, SPI interface, SDIO
interface, device bus, NAND controller, DMA engine and/or XOR
engine.
This contains the basic structure and architecture register definitions.
Signed-off-by: Tzachi Perelstein <tzachi@marvell.com>
Reviewed-by: Nicolas Pitre <nico@marvell.com>
Reviewed-by: Lennert Buytenhek <buytenh@marvell.com>
Acked-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-10-23 12:14:41 -07:00
|
|
|
#ifndef __ARCH_ORION_COMMON_H__
|
|
|
|
|
#define __ARCH_ORION_COMMON_H__
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Basic Orion init functions used early by machine-setup.
|
|
|
|
|
*/
|
2007-10-23 12:14:42 -07:00
|
|
|
|
[ARM] basic support for the Marvell Orion SoC family
The Marvell Orion is a family of ARM SoCs with a DDR/DDR2 memory
controller, 10/100/1000 ethernet MAC, and USB 2.0 interfaces,
and, depending on the specific model, PCI-E interface, PCI-X
interface, SATA controllers, crypto unit, SPI interface, SDIO
interface, device bus, NAND controller, DMA engine and/or XOR
engine.
This contains the basic structure and architecture register definitions.
Signed-off-by: Tzachi Perelstein <tzachi@marvell.com>
Reviewed-by: Nicolas Pitre <nico@marvell.com>
Reviewed-by: Lennert Buytenhek <buytenh@marvell.com>
Acked-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-10-23 12:14:41 -07:00
|
|
|
void __init orion_map_io(void);
|
2007-10-23 12:14:42 -07:00
|
|
|
void __init orion_init_irq(void);
|
2007-10-23 12:14:42 -07:00
|
|
|
void __init orion_init(void);
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Enumerations and functions for Orion windows mapping. Used by Orion core
|
|
|
|
|
* functions to map its interfaces and by the machine-setup to map its on-
|
|
|
|
|
* board devices. Details in /mach-orion/addr-map.c
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
enum orion_target {
|
|
|
|
|
ORION_DEV_BOOT = 0,
|
|
|
|
|
ORION_DEV0,
|
|
|
|
|
ORION_DEV1,
|
|
|
|
|
ORION_DEV2,
|
|
|
|
|
ORION_PCIE_MEM,
|
|
|
|
|
ORION_PCIE_IO,
|
|
|
|
|
ORION_PCI_MEM,
|
|
|
|
|
ORION_PCI_IO,
|
|
|
|
|
ORION_DDR,
|
|
|
|
|
ORION_REGS,
|
|
|
|
|
ORION_MAX_TARGETS
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
void orion_setup_cpu_win(enum orion_target target, u32 base, u32 size, int remap);
|
|
|
|
|
void orion_setup_cpu_wins(void);
|
|
|
|
|
void orion_setup_eth_wins(void);
|
|
|
|
|
void orion_setup_usb_wins(void);
|
|
|
|
|
void orion_setup_pci_wins(void);
|
|
|
|
|
void orion_setup_pcie_wins(void);
|
|
|
|
|
void orion_setup_sata_wins(void);
|
[ARM] basic support for the Marvell Orion SoC family
The Marvell Orion is a family of ARM SoCs with a DDR/DDR2 memory
controller, 10/100/1000 ethernet MAC, and USB 2.0 interfaces,
and, depending on the specific model, PCI-E interface, PCI-X
interface, SATA controllers, crypto unit, SPI interface, SDIO
interface, device bus, NAND controller, DMA engine and/or XOR
engine.
This contains the basic structure and architecture register definitions.
Signed-off-by: Tzachi Perelstein <tzachi@marvell.com>
Reviewed-by: Nicolas Pitre <nico@marvell.com>
Reviewed-by: Lennert Buytenhek <buytenh@marvell.com>
Acked-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-10-23 12:14:41 -07:00
|
|
|
|
2007-10-23 12:14:42 -07:00
|
|
|
/*
|
|
|
|
|
* Shared code used internally by other Orion core functions.
|
|
|
|
|
* (/mach-orion/pci.c)
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
struct pci_sys_data;
|
|
|
|
|
struct pci_bus;
|
|
|
|
|
|
|
|
|
|
void orion_pcie_id(u32 *dev, u32 *rev);
|
|
|
|
|
u32 orion_pcie_local_bus_nr(void);
|
|
|
|
|
u32 orion_pci_local_bus_nr(void);
|
|
|
|
|
u32 orion_pci_local_dev_nr(void);
|
|
|
|
|
int orion_pci_sys_setup(int nr, struct pci_sys_data *sys);
|
|
|
|
|
struct pci_bus *orion_pci_sys_scan_bus(int nr, struct pci_sys_data *sys);
|
|
|
|
|
int orion_pci_hw_rd_conf(u32 bus, u32 dev, u32 func, u32 where, u32 size, u32 *val);
|
|
|
|
|
int orion_pci_hw_wr_conf(u32 bus, u32 dev, u32 func, u32 where, u32 size, u32 val);
|
|
|
|
|
|
2007-10-23 12:14:42 -07:00
|
|
|
/*
|
|
|
|
|
* Valid GPIO pins according to MPP setup, used by machine-setup.
|
|
|
|
|
* (/mach-orion/gpio.c).
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
void __init orion_gpio_set_valid_pins(u32 pins);
|
|
|
|
|
void gpio_display(void); /* debug */
|
|
|
|
|
|
2007-10-23 12:14:42 -07:00
|
|
|
/*
|
|
|
|
|
* Orion system timer (clocksource + clockevnt, /mach-orion/time.c)
|
|
|
|
|
*/
|
|
|
|
|
extern struct sys_timer orion_timer;
|
|
|
|
|
|
2007-10-31 03:42:41 -07:00
|
|
|
/*
|
|
|
|
|
* Pull in Orion Ethernet platform_data, used by machine-setup
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
struct mv643xx_eth_platform_data;
|
|
|
|
|
|
|
|
|
|
void __init orion_eth_init(struct mv643xx_eth_platform_data *eth_data);
|
|
|
|
|
|
2008-01-29 15:33:32 -07:00
|
|
|
/*
|
|
|
|
|
* Orion Sata platform_data, used by machine-setup
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
struct mv_sata_platform_data;
|
|
|
|
|
|
|
|
|
|
void __init orion_sata_init(struct mv_sata_platform_data *sata_data);
|
|
|
|
|
|
2008-02-29 13:12:57 -07:00
|
|
|
struct machine_desc;
|
|
|
|
|
struct meminfo;
|
|
|
|
|
struct tag;
|
|
|
|
|
extern void __init tag_fixup_mem32(struct machine_desc *, struct tag *,
|
|
|
|
|
char **, struct meminfo *);
|
|
|
|
|
|
[ARM] basic support for the Marvell Orion SoC family
The Marvell Orion is a family of ARM SoCs with a DDR/DDR2 memory
controller, 10/100/1000 ethernet MAC, and USB 2.0 interfaces,
and, depending on the specific model, PCI-E interface, PCI-X
interface, SATA controllers, crypto unit, SPI interface, SDIO
interface, device bus, NAND controller, DMA engine and/or XOR
engine.
This contains the basic structure and architecture register definitions.
Signed-off-by: Tzachi Perelstein <tzachi@marvell.com>
Reviewed-by: Nicolas Pitre <nico@marvell.com>
Reviewed-by: Lennert Buytenhek <buytenh@marvell.com>
Acked-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-10-23 12:14:41 -07:00
|
|
|
#endif /* __ARCH_ORION_COMMON_H__ */
|
