41 lines
798 B
YAML
41 lines
798 B
YAML
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||
|
|
%YAML 1.2
|
||
|
|
---
|
||
|
|
$id: http://devicetree.org/schemas/clock/intel,agilex5-clkmgr.yaml#
|
||
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||
|
|
|
||
|
|
title: Intel SoCFPGA Agilex5 clock manager
|
||
|
|
|
||
|
|
maintainers:
|
||
|
|
- Dinh Nguyen <dinguyen@kernel.org>
|
||
|
|
|
||
|
|
description:
|
||
|
|
The Intel Agilex5 Clock Manager is an integrated clock controller, which
|
||
|
|
generates and supplies clock to all the modules.
|
||
|
|
|
||
|
|
properties:
|
||
|
|
compatible:
|
||
|
|
const: intel,agilex5-clkmgr
|
||
|
|
|
||
|
|
reg:
|
||
|
|
maxItems: 1
|
||
|
|
|
||
|
|
'#clock-cells':
|
||
|
|
const: 1
|
||
|
|
|
||
|
|
required:
|
||
|
|
- compatible
|
||
|
|
- reg
|
||
|
|
- '#clock-cells'
|
||
|
|
|
||
|
|
additionalProperties: false
|
||
|
|
|
||
|
|
examples:
|
||
|
|
- |
|
||
|
|
clkmgr: clock-controller@10d10000 {
|
||
|
|
compatible = "intel,agilex5-clkmgr";
|
||
|
|
reg = <0x10d10000 0x1000>;
|
||
|
|
#clock-cells = <1>;
|
||
|
|
};
|
||
|
|
...
|