bea8bcb12d
Add support for the Coldfire 5441x (54410/54415/54416/54417/54418). Currently we only support noMMU mode. It requires the PIT patch posted previously as it uses the PIT instead of the dma timer as a clock source so we can get all that GENERIC_CLOCKEVENTS goodness. It also adds some simple clk definitions and very simple minded power management. The gpio code is tweeked and some additional devices are added to devices.c. The Makefile uses -mv4e as apparently, the only difference a v4m (m5441x) and a v4e is the later has a FPU, which I don't think should matter to us in the kernel. Signed-off-by: Steven King <sfking@fdwdc.com> Signed-off-by: Greg Ungerer <gerg@uclinux.org>
90 lines
2.2 KiB
C
90 lines
2.2 KiB
C
/*
|
|
* Coldfire generic GPIO support
|
|
*
|
|
* (C) Copyright 2009, Steven King <sfking@fdwdc.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef coldfire_gpio_h
|
|
#define coldfire_gpio_h
|
|
|
|
#include <linux/io.h>
|
|
#include <asm/coldfire.h>
|
|
#include <asm/mcfsim.h>
|
|
#include <asm/mcfgpio.h>
|
|
/*
|
|
* The Generic GPIO functions
|
|
*
|
|
* If the gpio is a compile time constant and is one of the Coldfire gpios,
|
|
* use the inline version, otherwise dispatch thru gpiolib.
|
|
*/
|
|
|
|
static inline int gpio_get_value(unsigned gpio)
|
|
{
|
|
if (__builtin_constant_p(gpio) && gpio < MCFGPIO_PIN_MAX)
|
|
return mcfgpio_read(__mcfgpio_ppdr(gpio)) & mcfgpio_bit(gpio);
|
|
else
|
|
return __gpio_get_value(gpio);
|
|
}
|
|
|
|
static inline void gpio_set_value(unsigned gpio, int value)
|
|
{
|
|
if (__builtin_constant_p(gpio) && gpio < MCFGPIO_PIN_MAX) {
|
|
if (gpio < MCFGPIO_SCR_START) {
|
|
unsigned long flags;
|
|
MCFGPIO_PORTTYPE data;
|
|
|
|
local_irq_save(flags);
|
|
data = mcfgpio_read(__mcfgpio_podr(gpio));
|
|
if (value)
|
|
data |= mcfgpio_bit(gpio);
|
|
else
|
|
data &= ~mcfgpio_bit(gpio);
|
|
mcfgpio_write(data, __mcfgpio_podr(gpio));
|
|
local_irq_restore(flags);
|
|
} else {
|
|
if (value)
|
|
mcfgpio_write(mcfgpio_bit(gpio),
|
|
MCFGPIO_SETR_PORT(gpio));
|
|
else
|
|
mcfgpio_write(~mcfgpio_bit(gpio),
|
|
MCFGPIO_CLRR_PORT(gpio));
|
|
}
|
|
} else
|
|
__gpio_set_value(gpio, value);
|
|
}
|
|
|
|
static inline int gpio_to_irq(unsigned gpio)
|
|
{
|
|
#if defined(MCFGPIO_IRQ_MIN)
|
|
if ((gpio >= MCFGPIO_IRQ_MIN) && (gpio < MCFGPIO_IRQ_MAX))
|
|
#else
|
|
if (gpio < MCFGPIO_IRQ_MAX)
|
|
#endif
|
|
return gpio + MCFGPIO_IRQ_VECBASE;
|
|
else
|
|
return __gpio_to_irq(gpio);
|
|
}
|
|
|
|
static inline int irq_to_gpio(unsigned irq)
|
|
{
|
|
return (irq >= MCFGPIO_IRQ_VECBASE &&
|
|
irq < (MCFGPIO_IRQ_VECBASE + MCFGPIO_IRQ_MAX)) ?
|
|
irq - MCFGPIO_IRQ_VECBASE : -ENXIO;
|
|
}
|
|
|
|
static inline int gpio_cansleep(unsigned gpio)
|
|
{
|
|
return gpio < MCFGPIO_PIN_MAX ? 0 : __gpio_cansleep(gpio);
|
|
}
|
|
|
|
#endif
|