11f9562a42
This patch introduces an IRQ handler used for processing interrupts generated by the FIQ handler when it decides there are data ready for processing. The handler further invokes device specific interrupt routines based on interrupt source counters passed from the FIQ handler. The handler setup function is intended to be called from the board provided init_machine() callback. Signed-off-by: Janusz Krzysztofik <jkrzyszt@tis.icnet.pl> [tony@atomide.com: Updated to include linux/io.h instead of plat/io.h Signed-off-by: Tony Lindgren <tony@atomide.com>
80 lines
2.1 KiB
C
80 lines
2.1 KiB
C
/*
|
|
* arch/arm/mach-omap1/include/ams-delta-fiq.h
|
|
*
|
|
* Taken from the original Amstrad modifications to fiq.h
|
|
*
|
|
* Copyright (c) 2004 Amstrad Plc
|
|
* Copyright (c) 2006 Matt Callow
|
|
* Copyright (c) 2010 Janusz Krzysztofik
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef __AMS_DELTA_FIQ_H
|
|
#define __AMS_DELTA_FIQ_H
|
|
|
|
#include <plat/irqs.h>
|
|
|
|
/*
|
|
* Interrupt number used for passing control from FIQ to IRQ.
|
|
* IRQ12, described as reserved, has been selected.
|
|
*/
|
|
#define INT_DEFERRED_FIQ INT_1510_RES12
|
|
/*
|
|
* Base address of an interrupt handler that the INT_DEFERRED_FIQ belongs to.
|
|
*/
|
|
#if (INT_DEFERRED_FIQ < IH2_BASE)
|
|
#define DEFERRED_FIQ_IH_BASE OMAP_IH1_BASE
|
|
#else
|
|
#define DEFERRED_FIQ_IH_BASE OMAP_IH2_BASE
|
|
#endif
|
|
|
|
/*
|
|
* These are the offsets from the begining of the fiq_buffer. They are put here
|
|
* since the buffer and header need to be accessed by drivers servicing devices
|
|
* which generate GPIO interrupts - e.g. keyboard, modem, hook switch.
|
|
*/
|
|
#define FIQ_MASK 0
|
|
#define FIQ_STATE 1
|
|
#define FIQ_KEYS_CNT 2
|
|
#define FIQ_TAIL_OFFSET 3
|
|
#define FIQ_HEAD_OFFSET 4
|
|
#define FIQ_BUF_LEN 5
|
|
#define FIQ_KEY 6
|
|
#define FIQ_MISSED_KEYS 7
|
|
#define FIQ_BUFFER_START 8
|
|
#define FIQ_GPIO_INT_MASK 9
|
|
#define FIQ_KEYS_HICNT 10
|
|
#define FIQ_IRQ_PEND 11
|
|
#define FIQ_SIR_CODE_L1 12
|
|
#define IRQ_SIR_CODE_L2 13
|
|
|
|
#define FIQ_CNT_INT_00 14
|
|
#define FIQ_CNT_INT_KEY 15
|
|
#define FIQ_CNT_INT_MDM 16
|
|
#define FIQ_CNT_INT_03 17
|
|
#define FIQ_CNT_INT_HSW 18
|
|
#define FIQ_CNT_INT_05 19
|
|
#define FIQ_CNT_INT_06 20
|
|
#define FIQ_CNT_INT_07 21
|
|
#define FIQ_CNT_INT_08 22
|
|
#define FIQ_CNT_INT_09 23
|
|
#define FIQ_CNT_INT_10 24
|
|
#define FIQ_CNT_INT_11 25
|
|
#define FIQ_CNT_INT_12 26
|
|
#define FIQ_CNT_INT_13 27
|
|
#define FIQ_CNT_INT_14 28
|
|
#define FIQ_CNT_INT_15 29
|
|
|
|
#define FIQ_CIRC_BUFF 30 /*Start of circular buffer */
|
|
|
|
#ifndef __ASSEMBLER__
|
|
extern unsigned int fiq_buffer[];
|
|
extern unsigned char qwerty_fiqin_start, qwerty_fiqin_end;
|
|
|
|
extern void __init ams_delta_init_fiq(void);
|
|
#endif
|
|
|
|
#endif
|