48e1fd5a81
Use asm-generic/dma-mapping-common.h to handle all DMA mapping operations and establish a default get_dma_ops() that forwards all operations to the existing code. Augment dev_archdata to carry a pointer to the struct dma_map_ops, allowing DMA operations to be overridden on a per device basis. Currently this is never filled in, so the default dma_map_ops are used. A follow-on patch sets this for Octeon PCI devices. Also initialize the dma_debug system as it is now used if it is configured. Includes fixes by Kevin Cernekee <cernekee@gmail.com>. Signed-off-by: David Daney <ddaney@caviumnetworks.com> Patchwork: http://patchwork.linux-mips.org/patch/1637/ Patchwork: http://patchwork.linux-mips.org/patch/1678/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
78 lines
1.7 KiB
C
78 lines
1.7 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2006 Ralf Baechle <ralf@linux-mips.org>
|
|
*
|
|
*/
|
|
#ifndef __ASM_MACH_IP27_DMA_COHERENCE_H
|
|
#define __ASM_MACH_IP27_DMA_COHERENCE_H
|
|
|
|
#include <asm/pci/bridge.h>
|
|
|
|
#define pdev_to_baddr(pdev, addr) \
|
|
(BRIDGE_CONTROLLER(pdev->bus)->baddr + (addr))
|
|
#define dev_to_baddr(dev, addr) \
|
|
pdev_to_baddr(to_pci_dev(dev), (addr))
|
|
|
|
struct device;
|
|
|
|
static inline dma_addr_t plat_map_dma_mem(struct device *dev, void *addr,
|
|
size_t size)
|
|
{
|
|
dma_addr_t pa = dev_to_baddr(dev, virt_to_phys(addr));
|
|
|
|
return pa;
|
|
}
|
|
|
|
static inline dma_addr_t plat_map_dma_mem_page(struct device *dev,
|
|
struct page *page)
|
|
{
|
|
dma_addr_t pa = dev_to_baddr(dev, page_to_phys(page));
|
|
|
|
return pa;
|
|
}
|
|
|
|
static inline unsigned long plat_dma_addr_to_phys(struct device *dev,
|
|
dma_addr_t dma_addr)
|
|
{
|
|
return dma_addr & ~(0xffUL << 56);
|
|
}
|
|
|
|
static inline void plat_unmap_dma_mem(struct device *dev, dma_addr_t dma_addr,
|
|
size_t size, enum dma_data_direction direction)
|
|
{
|
|
}
|
|
|
|
static inline int plat_dma_supported(struct device *dev, u64 mask)
|
|
{
|
|
/*
|
|
* we fall back to GFP_DMA when the mask isn't all 1s,
|
|
* so we can't guarantee allocations that must be
|
|
* within a tighter range than GFP_DMA..
|
|
*/
|
|
if (mask < DMA_BIT_MASK(24))
|
|
return 0;
|
|
|
|
return 1;
|
|
}
|
|
|
|
static inline void plat_extra_sync_for_device(struct device *dev)
|
|
{
|
|
return;
|
|
}
|
|
|
|
static inline int plat_dma_mapping_error(struct device *dev,
|
|
dma_addr_t dma_addr)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int plat_device_is_coherent(struct device *dev)
|
|
{
|
|
return 1; /* IP27 non-cohernet mode is unsupported */
|
|
}
|
|
|
|
#endif /* __ASM_MACH_IP27_DMA_COHERENCE_H */
|