fadbafc1b7
Add a driver for the CPU pll/ARM pll/MIPS pll that is present in MStar SoCs. Currently there is no documentation for this block so it's possible this driver isn't entirely correct. Only tested on the version of this IP in the MStar/SigmaStar ARMv7 SoCs. Signed-off-by: Daniel Palmer <daniel@0x0f.com> Co-developed-by: Willy Tarreau <w@1wt.eu> Signed-off-by: Willy Tarreau <w@1wt.eu> Signed-off-by: Romain Perier <romain.perier@gmail.com> Link: https://lore.kernel.org/r/20221022133404.3832-2-romain.perier@gmail.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
17 lines
448 B
Plaintext
17 lines
448 B
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
config MSTAR_MSC313_CPUPLL
|
|
bool "MStar CPUPLL driver"
|
|
depends on ARCH_MSTARV7 || COMPILE_TEST
|
|
default ARCH_MSTARV7
|
|
help
|
|
Support for the CPU PLL present on MStar/Sigmastar SoCs.
|
|
|
|
config MSTAR_MSC313_MPLL
|
|
bool "MStar MPLL driver"
|
|
depends on ARCH_MSTARV7 || COMPILE_TEST
|
|
default ARCH_MSTARV7
|
|
select REGMAP_MMIO
|
|
help
|
|
Support for the MPLL PLL and dividers block present on
|
|
MStar/Sigmastar SoCs.
|