6ee738610f
This adds a drm/kms staging non-API stable driver for GPUs from NVIDIA. This driver is a KMS-based driver and requires a compatible nouveau userspace libdrm and nouveau X.org driver. This driver requires firmware files not available in this kernel tree, interested parties can find them via the nouveau project git archive. This driver is reverse engineered, and is in no way supported by nVidia. Support for nearly the complete range of nvidia hw from nv04->g80 (nv50) is available, and the kms driver should support driving nearly all output types (displayport is under development still) along with supporting suspend/resume. This work is all from the upstream nouveau project found at nouveau.freedesktop.org. The original authors list from nouveau git tree is: Anssi Hannula <anssi.hannula@iki.fi> Ben Skeggs <bskeggs@redhat.com> Francisco Jerez <currojerez@riseup.net> Maarten Maathuis <madman2003@gmail.com> Marcin Kościelnicki <koriakin@0x04.net> Matthew Garrett <mjg@redhat.com> Matt Parnell <mparnell@gmail.com> Patrice Mandin <patmandin@gmail.com> Pekka Paalanen <pq@iki.fi> Xavier Chantry <shiningxc@gmail.com> along with project founder Stephane Marchesin <marchesin@icps.u-strasbg.fr> Signed-off-by: Ben Skeggs <bskeggs@redhat.com> Signed-off-by: Dave Airlie <airlied@redhat.com>
71 lines
2.0 KiB
C
71 lines
2.0 KiB
C
#include "drmP.h"
|
|
#include "drm_mode.h"
|
|
#include "nouveau_reg.h"
|
|
#include "nouveau_drv.h"
|
|
#include "nouveau_crtc.h"
|
|
#include "nouveau_hw.h"
|
|
|
|
static void
|
|
nv04_cursor_show(struct nouveau_crtc *nv_crtc, bool update)
|
|
{
|
|
nv_show_cursor(nv_crtc->base.dev, nv_crtc->index, true);
|
|
}
|
|
|
|
static void
|
|
nv04_cursor_hide(struct nouveau_crtc *nv_crtc, bool update)
|
|
{
|
|
nv_show_cursor(nv_crtc->base.dev, nv_crtc->index, false);
|
|
}
|
|
|
|
static void
|
|
nv04_cursor_set_pos(struct nouveau_crtc *nv_crtc, int x, int y)
|
|
{
|
|
NVWriteRAMDAC(nv_crtc->base.dev, nv_crtc->index,
|
|
NV_PRAMDAC_CU_START_POS,
|
|
XLATE(y, 0, NV_PRAMDAC_CU_START_POS_Y) |
|
|
XLATE(x, 0, NV_PRAMDAC_CU_START_POS_X));
|
|
}
|
|
|
|
static void
|
|
crtc_wr_cio_state(struct drm_crtc *crtc, struct nv04_crtc_reg *crtcstate, int index)
|
|
{
|
|
NVWriteVgaCrtc(crtc->dev, nouveau_crtc(crtc)->index, index,
|
|
crtcstate->CRTC[index]);
|
|
}
|
|
|
|
static void
|
|
nv04_cursor_set_offset(struct nouveau_crtc *nv_crtc, uint32_t offset)
|
|
{
|
|
struct drm_device *dev = nv_crtc->base.dev;
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nv04_crtc_reg *regp = &dev_priv->mode_reg.crtc_reg[nv_crtc->index];
|
|
struct drm_crtc *crtc = &nv_crtc->base;
|
|
|
|
regp->CRTC[NV_CIO_CRE_HCUR_ADDR0_INDEX] =
|
|
MASK(NV_CIO_CRE_HCUR_ASI) |
|
|
XLATE(offset, 17, NV_CIO_CRE_HCUR_ADDR0_ADR);
|
|
regp->CRTC[NV_CIO_CRE_HCUR_ADDR1_INDEX] =
|
|
XLATE(offset, 11, NV_CIO_CRE_HCUR_ADDR1_ADR);
|
|
if (crtc->mode.flags & DRM_MODE_FLAG_DBLSCAN)
|
|
regp->CRTC[NV_CIO_CRE_HCUR_ADDR1_INDEX] |=
|
|
MASK(NV_CIO_CRE_HCUR_ADDR1_CUR_DBL);
|
|
regp->CRTC[NV_CIO_CRE_HCUR_ADDR2_INDEX] = offset >> 24;
|
|
|
|
crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_HCUR_ADDR0_INDEX);
|
|
crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_HCUR_ADDR1_INDEX);
|
|
crtc_wr_cio_state(crtc, regp, NV_CIO_CRE_HCUR_ADDR2_INDEX);
|
|
if (dev_priv->card_type == NV_40)
|
|
nv_fix_nv40_hw_cursor(dev, nv_crtc->index);
|
|
}
|
|
|
|
int
|
|
nv04_cursor_init(struct nouveau_crtc *crtc)
|
|
{
|
|
crtc->cursor.set_offset = nv04_cursor_set_offset;
|
|
crtc->cursor.set_pos = nv04_cursor_set_pos;
|
|
crtc->cursor.hide = nv04_cursor_hide;
|
|
crtc->cursor.show = nv04_cursor_show;
|
|
return 0;
|
|
}
|
|
|