kevin/linux
1
Fork 0
Code
adc218676e
linux/arch/arm/boot/dts/nvidia/tegra30-asus-nexus7-grouper-memory-timings.dtsi
Rob Herring 724ba67515 ARM: dts: Move .dts files to vendor sub-directories 
The arm dts directory has grown to 1559 boards which makes it a bit
unwieldy to maintain and use. Past attempts stalled out due to plans to
move .dts files out of the kernel tree. Doing that is no longer planned
(any time soon at least), so let's go ahead and group .dts files by
vendors. This move aligns arm with arm64 .dts file structure.

There's no change to dtbs_install as the flat structure is maintained on
install.

The naming of vendor directories is roughly in this order of preference:
- Matching original and current SoC vendor prefix/name (e.g. ti, qcom)
- Current vendor prefix/name if still actively sold (SoCs which have
  been aquired) (e.g. nxp/imx)
- Existing platform name for older platforms not sold/maintained by any
  company (e.g. gemini, nspire)

The whole move was scripted with the exception of MAINTAINERS and a few
makefile fixups.

Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
Acked-by: Michal Simek <michal.simek@amd.com> #Xilinx
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Acked-by: Neil Armstrong <neil.armstrong@linaro.org>
Acked-by: Paul Barker <paul.barker@sancloud.com>
Acked-by: Tony Lindgren <tony@atomide.com>
Acked-by: Gregory CLEMENT <gregory.clement@bootlin.com>
Acked-by: Heiko Stuebner <heiko@sntech.de>
Acked-by: Wei Xu <xuwei5@hisilicon.com> #hisilicon
Acked-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Nick Hawkins <nick.hawkins@hpe.com>
Acked-by: Baruch Siach <baruch@tkos.co.il>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Reviewed-by: Andre Przywara <andre.przywara@arm.com>
Acked-by: Andre Przywara <andre.przywara@arm.com>
Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Acked-by: Peter Rosin <peda@axentia.se>
Acked-by: Jesper Nilsson <jesper.nilsson@axis.com>
Acked-by: Sudeep Holla <sudeep.holla@arm.com>
Acked-by: Florian Fainelli <f.fainelli@gmail.com> #broadcom
Acked-by: Manivannan Sadhasivam <mani@kernel.org>
Reviewed-by: Jisheng Zhang <jszhang@kernel.org>
Acked-by: Patrice Chotard <patrice.chotard@foss.st.com>
Acked-by: Romain Perier <romain.perier@gmail.com>
Acked-by: Alexandre TORGUE <alexandre.torgue@st.com>
Acked-by: Shawn Guo <shawnguo@kernel.org>
Acked-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
Acked-by: Enric Balletbo i Serra <eballetbo@gmail.com>
Signed-off-by: Rob Herring <robh@kernel.org>
2023-06-21 11:39:50 -06:00

1578 lines
55 KiB
Plaintext
Raw Blame History

// SPDX-License-Identifier: GPL-2.0
/ {
memory-controller@7000f000 {
emc-timings-0 {
nvidia,ram-code = <0>; /* Elpida EDJ2108EDBG-DJL-F */
timing-25500000 {
clock-frequency = <25500000>;
nvidia,emem-configuration = <
0x00020001 /* MC_EMEM_ARB_CFG */
0xc0000020 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000002 /* MC_EMEM_ARB_TIMING_RC */
0x00000000 /* MC_EMEM_ARB_TIMING_RAS */
0x00000001 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0502 /* MC_EMEM_ARB_DA_COVERS */
0x74830303 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-51000000 {
clock-frequency = <51000000>;
nvidia,emem-configuration = <
0x00010001 /* MC_EMEM_ARB_CFG */
0xc0000020 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000002 /* MC_EMEM_ARB_TIMING_RC */
0x00000000 /* MC_EMEM_ARB_TIMING_RAS */
0x00000001 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0502 /* MC_EMEM_ARB_DA_COVERS */
0x73430303 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-102000000 {
clock-frequency = <102000000>;
nvidia,emem-configuration = <
0x00000001 /* MC_EMEM_ARB_CFG */
0xc0000030 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000003 /* MC_EMEM_ARB_TIMING_RC */
0x00000000 /* MC_EMEM_ARB_TIMING_RAS */
0x00000001 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0503 /* MC_EMEM_ARB_DA_COVERS */
0x72830504 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-204000000 {
clock-frequency = <204000000>;
nvidia,emem-configuration = <
0x00000003 /* MC_EMEM_ARB_CFG */
0xc0000025 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000005 /* MC_EMEM_ARB_TIMING_RC */
0x00000002 /* MC_EMEM_ARB_TIMING_RAS */
0x00000003 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0505 /* MC_EMEM_ARB_DA_COVERS */
0x72440a06 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-333500000 {
clock-frequency = <333500000>;
nvidia,emem-configuration = <
0x00000005 /* MC_EMEM_ARB_CFG */
0xc000003d /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000002 /* MC_EMEM_ARB_TIMING_RP */
0x00000008 /* MC_EMEM_ARB_TIMING_RC */
0x00000004 /* MC_EMEM_ARB_TIMING_RAS */
0x00000004 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000002 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000007 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000002 /* MC_EMEM_ARB_TIMING_W2W */
0x00000003 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06030202 /* MC_EMEM_ARB_DA_TURNS */
0x000b0608 /* MC_EMEM_ARB_DA_COVERS */
0x70850f09 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-667000000 {
clock-frequency = <667000000>;
nvidia,emem-configuration = <
0x0000000a /* MC_EMEM_ARB_CFG */
0xc0000079 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000003 /* MC_EMEM_ARB_TIMING_RCD */
0x00000004 /* MC_EMEM_ARB_TIMING_RP */
0x00000010 /* MC_EMEM_ARB_TIMING_RC */
0x0000000b /* MC_EMEM_ARB_TIMING_RAS */
0x0000000a /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x0000000b /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000002 /* MC_EMEM_ARB_TIMING_W2W */
0x00000004 /* MC_EMEM_ARB_TIMING_R2W */
0x00000008 /* MC_EMEM_ARB_TIMING_W2R */
0x08040202 /* MC_EMEM_ARB_DA_TURNS */
0x00130b10 /* MC_EMEM_ARB_DA_COVERS */
0x70ea1f11 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
};
emc-timings-1 {
nvidia,ram-code = <1>; /* Hynix H5TC2G83CFR */
timing-25500000 {
clock-frequency = <25500000>;
nvidia,emem-configuration = <
0x00020001 /* MC_EMEM_ARB_CFG */
0xc0000020 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000002 /* MC_EMEM_ARB_TIMING_RC */
0x00000000 /* MC_EMEM_ARB_TIMING_RAS */
0x00000001 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0502 /* MC_EMEM_ARB_DA_COVERS */
0x74830303 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-51000000 {
clock-frequency = <51000000>;
nvidia,emem-configuration = <
0x00010001 /* MC_EMEM_ARB_CFG */
0xc0000020 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000002 /* MC_EMEM_ARB_TIMING_RC */
0x00000000 /* MC_EMEM_ARB_TIMING_RAS */
0x00000001 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0502 /* MC_EMEM_ARB_DA_COVERS */
0x73430303 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-102000000 {
clock-frequency = <102000000>;
nvidia,emem-configuration = <
0x00000001 /* MC_EMEM_ARB_CFG */
0xc0000030 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000003 /* MC_EMEM_ARB_TIMING_RC */
0x00000000 /* MC_EMEM_ARB_TIMING_RAS */
0x00000001 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0503 /* MC_EMEM_ARB_DA_COVERS */
0x72830504 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-204000000 {
clock-frequency = <204000000>;
nvidia,emem-configuration = <
0x00000003 /* MC_EMEM_ARB_CFG */
0xc0000025 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000001 /* MC_EMEM_ARB_TIMING_RP */
0x00000005 /* MC_EMEM_ARB_TIMING_RC */
0x00000002 /* MC_EMEM_ARB_TIMING_RAS */
0x00000003 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000001 /* MC_EMEM_ARB_TIMING_W2W */
0x00000002 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06020102 /* MC_EMEM_ARB_DA_TURNS */
0x000a0505 /* MC_EMEM_ARB_DA_COVERS */
0x72440a06 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-333500000 {
clock-frequency = <333500000>;
nvidia,emem-configuration = <
0x00000005 /* MC_EMEM_ARB_CFG */
0xc000003d /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000001 /* MC_EMEM_ARB_TIMING_RCD */
0x00000002 /* MC_EMEM_ARB_TIMING_RP */
0x00000008 /* MC_EMEM_ARB_TIMING_RC */
0x00000004 /* MC_EMEM_ARB_TIMING_RAS */
0x00000004 /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000002 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x00000007 /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000002 /* MC_EMEM_ARB_TIMING_W2W */
0x00000003 /* MC_EMEM_ARB_TIMING_R2W */
0x00000006 /* MC_EMEM_ARB_TIMING_W2R */
0x06030202 /* MC_EMEM_ARB_DA_TURNS */
0x000b0608 /* MC_EMEM_ARB_DA_COVERS */
0x70850f09 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
timing-667000000 {
clock-frequency = <667000000>;
nvidia,emem-configuration = <
0x0000000a /* MC_EMEM_ARB_CFG */
0xc0000079 /* MC_EMEM_ARB_OUTSTANDING_REQ */
0x00000003 /* MC_EMEM_ARB_TIMING_RCD */
0x00000004 /* MC_EMEM_ARB_TIMING_RP */
0x00000010 /* MC_EMEM_ARB_TIMING_RC */
0x0000000b /* MC_EMEM_ARB_TIMING_RAS */
0x0000000a /* MC_EMEM_ARB_TIMING_FAW */
0x00000001 /* MC_EMEM_ARB_TIMING_RRD */
0x00000003 /* MC_EMEM_ARB_TIMING_RAP2PRE */
0x0000000b /* MC_EMEM_ARB_TIMING_WAP2PRE */
0x00000002 /* MC_EMEM_ARB_TIMING_R2R */
0x00000002 /* MC_EMEM_ARB_TIMING_W2W */
0x00000004 /* MC_EMEM_ARB_TIMING_R2W */
0x00000008 /* MC_EMEM_ARB_TIMING_W2R */
0x08040202 /* MC_EMEM_ARB_DA_TURNS */
0x00130b10 /* MC_EMEM_ARB_DA_COVERS */
0x70ea1f11 /* MC_EMEM_ARB_MISC0 */
0x001f0000 /* MC_EMEM_ARB_RING1_THROTTLE */
>;
};
};
};
memory-controller@7000f400 {
emc-timings-0 {
nvidia,ram-code = <0>; /* Elpida EDJ2108EDBG-DJL-F */
timing-25500000 {
clock-frequency = <25500000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x00000001 /* EMC_RC */
0x00000004 /* EMC_RFC */
0x00000000 /* EMC_RAS */
0x00000000 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000000 /* EMC_RD_RCD */
0x00000000 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x000000c0 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000030 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000005 /* EMC_TXSR */
0x00000005 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000001 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x000000c7 /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x007800a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x000fc000 /* EMC_DLL_XFORM_DQS0 */
0x000fc000 /* EMC_DLL_XFORM_DQS1 */
0x000fc000 /* EMC_DLL_XFORM_DQS2 */
0x000fc000 /* EMC_DLL_XFORM_DQS3 */
0x000fc000 /* EMC_DLL_XFORM_DQS4 */
0x000fc000 /* EMC_DLL_XFORM_DQS5 */
0x000fc000 /* EMC_DLL_XFORM_DQS6 */
0x000fc000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x000fc000 /* EMC_DLL_XFORM_DQ0 */
0x000fc000 /* EMC_DLL_XFORM_DQ1 */
0x000fc000 /* EMC_DLL_XFORM_DQ2 */
0x000fc000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00000000 /* EMC_ZCAL_INTERVAL */
0x00000040 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x80000287 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-51000000 {
clock-frequency = <51000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x00000002 /* EMC_RC */
0x00000008 /* EMC_RFC */
0x00000001 /* EMC_RAS */
0x00000000 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000000 /* EMC_RD_RCD */
0x00000000 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x00000181 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000060 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000009 /* EMC_TXSR */
0x00000009 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000002 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x0000018e /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x007800a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x000fc000 /* EMC_DLL_XFORM_DQS0 */
0x000fc000 /* EMC_DLL_XFORM_DQS1 */
0x000fc000 /* EMC_DLL_XFORM_DQS2 */
0x000fc000 /* EMC_DLL_XFORM_DQS3 */
0x000fc000 /* EMC_DLL_XFORM_DQS4 */
0x000fc000 /* EMC_DLL_XFORM_DQS5 */
0x000fc000 /* EMC_DLL_XFORM_DQS6 */
0x000fc000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x000fc000 /* EMC_DLL_XFORM_DQ0 */
0x000fc000 /* EMC_DLL_XFORM_DQ1 */
0x000fc000 /* EMC_DLL_XFORM_DQ2 */
0x000fc000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00000000 /* EMC_ZCAL_INTERVAL */
0x00000040 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x8000040b /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-102000000 {
clock-frequency = <102000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x00000005 /* EMC_RC */
0x00000010 /* EMC_RFC */
0x00000003 /* EMC_RAS */
0x00000001 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000001 /* EMC_RD_RCD */
0x00000001 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x00000303 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x000000c0 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000012 /* EMC_TXSR */
0x00000012 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000004 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x0000031c /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x007800a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x000fc000 /* EMC_DLL_XFORM_DQS0 */
0x000fc000 /* EMC_DLL_XFORM_DQS1 */
0x000fc000 /* EMC_DLL_XFORM_DQS2 */
0x000fc000 /* EMC_DLL_XFORM_DQS3 */
0x000fc000 /* EMC_DLL_XFORM_DQS4 */
0x000fc000 /* EMC_DLL_XFORM_DQS5 */
0x000fc000 /* EMC_DLL_XFORM_DQS6 */
0x000fc000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x000fc000 /* EMC_DLL_XFORM_DQ0 */
0x000fc000 /* EMC_DLL_XFORM_DQ1 */
0x000fc000 /* EMC_DLL_XFORM_DQ2 */
0x000fc000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00000000 /* EMC_ZCAL_INTERVAL */
0x00000040 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x80000713 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-204000000 {
clock-frequency = <204000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x0000000a /* EMC_RC */
0x00000020 /* EMC_RFC */
0x00000007 /* EMC_RAS */
0x00000002 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000002 /* EMC_RD_RCD */
0x00000002 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x00000607 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000181 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000023 /* EMC_TXSR */
0x00000023 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000007 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x00000638 /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000006 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x004400a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x00080000 /* EMC_DLL_XFORM_DQS0 */
0x00080000 /* EMC_DLL_XFORM_DQS1 */
0x00080000 /* EMC_DLL_XFORM_DQS2 */
0x00080000 /* EMC_DLL_XFORM_DQS3 */
0x00080000 /* EMC_DLL_XFORM_DQS4 */
0x00080000 /* EMC_DLL_XFORM_DQS5 */
0x00080000 /* EMC_DLL_XFORM_DQS6 */
0x00080000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x00080000 /* EMC_DLL_XFORM_DQ0 */
0x00080000 /* EMC_DLL_XFORM_DQ1 */
0x00080000 /* EMC_DLL_XFORM_DQ2 */
0x00080000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00020000 /* EMC_ZCAL_INTERVAL */
0x00000100 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x80000d22 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-333500000 {
clock-frequency = <333500000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100002>;
nvidia,emc-mode-2 = <0x80200000>;
nvidia,emc-mode-reset = <0x80000321>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-configuration = <
0x0000000f /* EMC_RC */
0x00000034 /* EMC_RFC */
0x0000000a /* EMC_RAS */
0x00000003 /* EMC_RP */
0x00000003 /* EMC_R2W */
0x00000008 /* EMC_W2R */
0x00000002 /* EMC_R2P */
0x00000009 /* EMC_W2P */
0x00000003 /* EMC_RD_RCD */
0x00000003 /* EMC_WR_RCD */
0x00000002 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000004 /* EMC_WDV */
0x00000006 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000c /* EMC_RDV */
0x000009e9 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x0000027a /* EMC_PRE_REFRESH_REQ_CNT */
0x00000001 /* EMC_PDEX2WR */
0x00000008 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000e /* EMC_RW2PDEN */
0x00000039 /* EMC_TXSR */
0x00000200 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x0000000a /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x00000a2a /* EMC_TREFBW */
0x00000000 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00007088 /* EMC_FBIO_CFG5 */
0x002600a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x0003c000 /* EMC_DLL_XFORM_DQS0 */
0x0003c000 /* EMC_DLL_XFORM_DQS1 */
0x0003c000 /* EMC_DLL_XFORM_DQS2 */
0x0003c000 /* EMC_DLL_XFORM_DQS3 */
0x00014000 /* EMC_DLL_XFORM_DQS4 */
0x00014000 /* EMC_DLL_XFORM_DQS5 */
0x00014000 /* EMC_DLL_XFORM_DQS6 */
0x00014000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x00048000 /* EMC_DLL_XFORM_DQ0 */
0x00048000 /* EMC_DLL_XFORM_DQ1 */
0x00048000 /* EMC_DLL_XFORM_DQ2 */
0x00048000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800013d /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f508 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x080001e8 /* EMC_XM2QUSEPADCTRL */
0x08000021 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00020000 /* EMC_ZCAL_INTERVAL */
0x00000100 /* EMC_ZCAL_WAIT_CNT */
0x018b000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x800014d4 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff89 /* EMC_CFG_RSV */
>;
};
timing-667000000 {
clock-frequency = <667000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100002>;
nvidia,emc-mode-2 = <0x80200018>;
nvidia,emc-mode-reset = <0x80000b71>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x0000001f /* EMC_RC */
0x00000069 /* EMC_RFC */
0x00000017 /* EMC_RAS */
0x00000007 /* EMC_RP */
0x00000005 /* EMC_R2W */
0x0000000c /* EMC_W2R */
0x00000003 /* EMC_R2P */
0x00000011 /* EMC_W2P */
0x00000007 /* EMC_RD_RCD */
0x00000007 /* EMC_WR_RCD */
0x00000002 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000007 /* EMC_WDV */
0x0000000b /* EMC_QUSE */
0x00000009 /* EMC_QRST */
0x0000000b /* EMC_QSAFE */
0x00000011 /* EMC_RDV */
0x00001412 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000504 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x0000000e /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x0000000c /* EMC_AR2PDEN */
0x00000016 /* EMC_RW2PDEN */
0x00000072 /* EMC_TXSR */
0x00000200 /* EMC_TXSRDLL */
0x00000005 /* EMC_TCKE */
0x00000015 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000006 /* EMC_TCLKSTABLE */
0x00000007 /* EMC_TCLKSTOP */
0x00001453 /* EMC_TREFBW */
0x0000000c /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00005088 /* EMC_FBIO_CFG5 */
0xf00b0191 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x00000008 /* EMC_DLL_XFORM_DQS0 */
0x00000008 /* EMC_DLL_XFORM_DQS1 */
0x00000008 /* EMC_DLL_XFORM_DQS2 */
0x00000008 /* EMC_DLL_XFORM_DQS3 */
0x0000000a /* EMC_DLL_XFORM_DQS4 */
0x0000000a /* EMC_DLL_XFORM_DQS5 */
0x0000000a /* EMC_DLL_XFORM_DQS6 */
0x0000000a /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x0000000c /* EMC_DLL_XFORM_DQ0 */
0x0000000c /* EMC_DLL_XFORM_DQ1 */
0x0000000c /* EMC_DLL_XFORM_DQ2 */
0x0000000c /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0600013d /* EMC_XM2DQSPADCTRL2 */
0x22220000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f501 /* EMC_XM2COMPPADCTRL */
0x07077404 /* EMC_XM2VTTGENPADCTRL */
0x54000000 /* EMC_XM2VTTGENPADCTRL2 */
0x080001e8 /* EMC_XM2QUSEPADCTRL */
0x0a000021 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00020000 /* EMC_ZCAL_INTERVAL */
0x00000100 /* EMC_ZCAL_WAIT_CNT */
0x0156000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x800028a5 /* EMC_DYN_SELF_REF_CONTROL */
0xf8000000 /* EMC_FBIO_SPARE */
0xff00ff49 /* EMC_CFG_RSV */
>;
};
};
emc-timings-1 {
nvidia,ram-code = <1>; /* Hynix H5TC2G83CFR */
timing-25500000 {
clock-frequency = <25500000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x00000001 /* EMC_RC */
0x00000004 /* EMC_RFC */
0x00000000 /* EMC_RAS */
0x00000000 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000000 /* EMC_RD_RCD */
0x00000000 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x000000c0 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000030 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000005 /* EMC_TXSR */
0x00000005 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000001 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x000000c7 /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x007800a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x000fc000 /* EMC_DLL_XFORM_DQS0 */
0x000fc000 /* EMC_DLL_XFORM_DQS1 */
0x000fc000 /* EMC_DLL_XFORM_DQS2 */
0x000fc000 /* EMC_DLL_XFORM_DQS3 */
0x000fc000 /* EMC_DLL_XFORM_DQS4 */
0x000fc000 /* EMC_DLL_XFORM_DQS5 */
0x000fc000 /* EMC_DLL_XFORM_DQS6 */
0x000fc000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x000fc000 /* EMC_DLL_XFORM_DQ0 */
0x000fc000 /* EMC_DLL_XFORM_DQ1 */
0x000fc000 /* EMC_DLL_XFORM_DQ2 */
0x000fc000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00000000 /* EMC_ZCAL_INTERVAL */
0x00000040 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x80000287 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-51000000 {
clock-frequency = <51000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x00000002 /* EMC_RC */
0x00000008 /* EMC_RFC */
0x00000001 /* EMC_RAS */
0x00000000 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000000 /* EMC_RD_RCD */
0x00000000 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x00000181 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000060 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000009 /* EMC_TXSR */
0x00000009 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000002 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x0000018e /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x007800a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x000fc000 /* EMC_DLL_XFORM_DQS0 */
0x000fc000 /* EMC_DLL_XFORM_DQS1 */
0x000fc000 /* EMC_DLL_XFORM_DQS2 */
0x000fc000 /* EMC_DLL_XFORM_DQS3 */
0x000fc000 /* EMC_DLL_XFORM_DQS4 */
0x000fc000 /* EMC_DLL_XFORM_DQS5 */
0x000fc000 /* EMC_DLL_XFORM_DQS6 */
0x000fc000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x000fc000 /* EMC_DLL_XFORM_DQ0 */
0x000fc000 /* EMC_DLL_XFORM_DQ1 */
0x000fc000 /* EMC_DLL_XFORM_DQ2 */
0x000fc000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00000000 /* EMC_ZCAL_INTERVAL */
0x00000040 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x8000040b /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-102000000 {
clock-frequency = <102000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x00000005 /* EMC_RC */
0x00000010 /* EMC_RFC */
0x00000003 /* EMC_RAS */
0x00000001 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000001 /* EMC_RD_RCD */
0x00000001 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x00000303 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x000000c0 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000012 /* EMC_TXSR */
0x00000012 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000004 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x0000031c /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x007800a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x000fc000 /* EMC_DLL_XFORM_DQS0 */
0x000fc000 /* EMC_DLL_XFORM_DQS1 */
0x000fc000 /* EMC_DLL_XFORM_DQS2 */
0x000fc000 /* EMC_DLL_XFORM_DQS3 */
0x000fc000 /* EMC_DLL_XFORM_DQS4 */
0x000fc000 /* EMC_DLL_XFORM_DQS5 */
0x000fc000 /* EMC_DLL_XFORM_DQS6 */
0x000fc000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x000fc000 /* EMC_DLL_XFORM_DQ0 */
0x000fc000 /* EMC_DLL_XFORM_DQ1 */
0x000fc000 /* EMC_DLL_XFORM_DQ2 */
0x000fc000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00000000 /* EMC_ZCAL_INTERVAL */
0x00000040 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x80000713 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-204000000 {
clock-frequency = <204000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100003>;
nvidia,emc-mode-2 = <0x80200008>;
nvidia,emc-mode-reset = <0x80001221>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-dyn-self-ref;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x0000000a /* EMC_RC */
0x00000020 /* EMC_RFC */
0x00000007 /* EMC_RAS */
0x00000002 /* EMC_RP */
0x00000002 /* EMC_R2W */
0x0000000a /* EMC_W2R */
0x00000005 /* EMC_R2P */
0x0000000b /* EMC_W2P */
0x00000002 /* EMC_RD_RCD */
0x00000002 /* EMC_WR_RCD */
0x00000003 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000005 /* EMC_WDV */
0x00000005 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000b /* EMC_RDV */
0x00000607 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000181 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x00000002 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000f /* EMC_RW2PDEN */
0x00000023 /* EMC_TXSR */
0x00000023 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x00000007 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x00000638 /* EMC_TREFBW */
0x00000006 /* EMC_QUSE_EXTRA */
0x00000006 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00004288 /* EMC_FBIO_CFG5 */
0x004400a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x00080000 /* EMC_DLL_XFORM_DQS0 */
0x00080000 /* EMC_DLL_XFORM_DQS1 */
0x00080000 /* EMC_DLL_XFORM_DQS2 */
0x00080000 /* EMC_DLL_XFORM_DQS3 */
0x00080000 /* EMC_DLL_XFORM_DQS4 */
0x00080000 /* EMC_DLL_XFORM_DQS5 */
0x00080000 /* EMC_DLL_XFORM_DQS6 */
0x00080000 /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x00080000 /* EMC_DLL_XFORM_DQ0 */
0x00080000 /* EMC_DLL_XFORM_DQ1 */
0x00080000 /* EMC_DLL_XFORM_DQ2 */
0x00080000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0800211c /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f108 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x08000168 /* EMC_XM2QUSEPADCTRL */
0x08000000 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00020000 /* EMC_ZCAL_INTERVAL */
0x00000100 /* EMC_ZCAL_WAIT_CNT */
0x000c000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x80000d22 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff00 /* EMC_CFG_RSV */
>;
};
timing-333500000 {
clock-frequency = <333500000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100002>;
nvidia,emc-mode-2 = <0x80200000>;
nvidia,emc-mode-reset = <0x80000321>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-configuration = <
0x0000000f /* EMC_RC */
0x00000034 /* EMC_RFC */
0x0000000a /* EMC_RAS */
0x00000003 /* EMC_RP */
0x00000003 /* EMC_R2W */
0x00000008 /* EMC_W2R */
0x00000002 /* EMC_R2P */
0x00000009 /* EMC_W2P */
0x00000003 /* EMC_RD_RCD */
0x00000003 /* EMC_WR_RCD */
0x00000002 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000004 /* EMC_WDV */
0x00000006 /* EMC_QUSE */
0x00000004 /* EMC_QRST */
0x0000000a /* EMC_QSAFE */
0x0000000c /* EMC_RDV */
0x000009e9 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x0000027a /* EMC_PRE_REFRESH_REQ_CNT */
0x00000001 /* EMC_PDEX2WR */
0x00000008 /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x00000007 /* EMC_AR2PDEN */
0x0000000e /* EMC_RW2PDEN */
0x00000039 /* EMC_TXSR */
0x00000200 /* EMC_TXSRDLL */
0x00000004 /* EMC_TCKE */
0x0000000a /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000004 /* EMC_TCLKSTABLE */
0x00000005 /* EMC_TCLKSTOP */
0x00000a2a /* EMC_TREFBW */
0x00000000 /* EMC_QUSE_EXTRA */
0x00000004 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00007088 /* EMC_FBIO_CFG5 */
0x002600a4 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x0003c000 /* EMC_DLL_XFORM_DQS0 */
0x0003c000 /* EMC_DLL_XFORM_DQS1 */
0x0003c000 /* EMC_DLL_XFORM_DQS2 */
0x0003c000 /* EMC_DLL_XFORM_DQS3 */
0x00014000 /* EMC_DLL_XFORM_DQS4 */
0x00014000 /* EMC_DLL_XFORM_DQS5 */
0x00014000 /* EMC_DLL_XFORM_DQS6 */
0x00014000 /* EMC_DLL_XFORM_DQS7 */
0x00018000 /* EMC_DLL_XFORM_QUSE0 */
0x00018000 /* EMC_DLL_XFORM_QUSE1 */
0x00018000 /* EMC_DLL_XFORM_QUSE2 */
0x00018000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x00048000 /* EMC_DLL_XFORM_DQ0 */
0x00048000 /* EMC_DLL_XFORM_DQ1 */
0x00048000 /* EMC_DLL_XFORM_DQ2 */
0x00048000 /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0600013d /* EMC_XM2DQSPADCTRL2 */
0x00000000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f508 /* EMC_XM2COMPPADCTRL */
0x05057404 /* EMC_XM2VTTGENPADCTRL */
0x54000007 /* EMC_XM2VTTGENPADCTRL2 */
0x080001e8 /* EMC_XM2QUSEPADCTRL */
0x08000021 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00020000 /* EMC_ZCAL_INTERVAL */
0x00000100 /* EMC_ZCAL_WAIT_CNT */
0x018b000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x800014d4 /* EMC_DYN_SELF_REF_CONTROL */
0xf8000000 /* EMC_FBIO_SPARE */
0xff00ff89 /* EMC_CFG_RSV */
>;
};
timing-667000000 {
clock-frequency = <667000000>;
nvidia,emc-auto-cal-interval = <0x001fffff>;
nvidia,emc-mode-1 = <0x80100002>;
nvidia,emc-mode-2 = <0x80200018>;
nvidia,emc-mode-reset = <0x80000b71>;
nvidia,emc-zcal-cnt-long = <0x00000040>;
nvidia,emc-cfg-periodic-qrst;
nvidia,emc-configuration = <
0x00000020 /* EMC_RC */
0x0000006a /* EMC_RFC */
0x00000017 /* EMC_RAS */
0x00000007 /* EMC_RP */
0x00000005 /* EMC_R2W */
0x0000000c /* EMC_W2R */
0x00000003 /* EMC_R2P */
0x00000011 /* EMC_W2P */
0x00000007 /* EMC_RD_RCD */
0x00000007 /* EMC_WR_RCD */
0x00000002 /* EMC_RRD */
0x00000001 /* EMC_REXT */
0x00000000 /* EMC_WEXT */
0x00000007 /* EMC_WDV */
0x0000000a /* EMC_QUSE */
0x00000009 /* EMC_QRST */
0x0000000b /* EMC_QSAFE */
0x00000011 /* EMC_RDV */
0x00001412 /* EMC_REFRESH */
0x00000000 /* EMC_BURST_REFRESH_NUM */
0x00000504 /* EMC_PRE_REFRESH_REQ_CNT */
0x00000002 /* EMC_PDEX2WR */
0x0000000e /* EMC_PDEX2RD */
0x00000001 /* EMC_PCHG2PDEN */
0x00000000 /* EMC_ACT2PDEN */
0x0000000c /* EMC_AR2PDEN */
0x00000016 /* EMC_RW2PDEN */
0x00000072 /* EMC_TXSR */
0x00000200 /* EMC_TXSRDLL */
0x00000005 /* EMC_TCKE */
0x00000015 /* EMC_TFAW */
0x00000000 /* EMC_TRPAB */
0x00000006 /* EMC_TCLKSTABLE */
0x00000007 /* EMC_TCLKSTOP */
0x00001453 /* EMC_TREFBW */
0x0000000b /* EMC_QUSE_EXTRA */
0x00000006 /* EMC_FBIO_CFG6 */
0x00000000 /* EMC_ODT_WRITE */
0x00000000 /* EMC_ODT_READ */
0x00005088 /* EMC_FBIO_CFG5 */
0xf00b0191 /* EMC_CFG_DIG_DLL */
0x00008000 /* EMC_CFG_DIG_DLL_PERIOD */
0x0000000a /* EMC_DLL_XFORM_DQS0 */
0x0000000a /* EMC_DLL_XFORM_DQS1 */
0x0000000a /* EMC_DLL_XFORM_DQS2 */
0x0000000a /* EMC_DLL_XFORM_DQS3 */
0x0000000a /* EMC_DLL_XFORM_DQS4 */
0x0000000a /* EMC_DLL_XFORM_DQS5 */
0x0000000a /* EMC_DLL_XFORM_DQS6 */
0x0000000a /* EMC_DLL_XFORM_DQS7 */
0x00000000 /* EMC_DLL_XFORM_QUSE0 */
0x00000000 /* EMC_DLL_XFORM_QUSE1 */
0x00000000 /* EMC_DLL_XFORM_QUSE2 */
0x00000000 /* EMC_DLL_XFORM_QUSE3 */
0x00000000 /* EMC_DLL_XFORM_QUSE4 */
0x00000000 /* EMC_DLL_XFORM_QUSE5 */
0x00000000 /* EMC_DLL_XFORM_QUSE6 */
0x00000000 /* EMC_DLL_XFORM_QUSE7 */
0x00000000 /* EMC_DLI_TRIM_TXDQS0 */
0x00000000 /* EMC_DLI_TRIM_TXDQS1 */
0x00000000 /* EMC_DLI_TRIM_TXDQS2 */
0x00000000 /* EMC_DLI_TRIM_TXDQS3 */
0x00000000 /* EMC_DLI_TRIM_TXDQS4 */
0x00000000 /* EMC_DLI_TRIM_TXDQS5 */
0x00000000 /* EMC_DLI_TRIM_TXDQS6 */
0x00000000 /* EMC_DLI_TRIM_TXDQS7 */
0x0000000c /* EMC_DLL_XFORM_DQ0 */
0x0000000c /* EMC_DLL_XFORM_DQ1 */
0x0000000c /* EMC_DLL_XFORM_DQ2 */
0x0000000c /* EMC_DLL_XFORM_DQ3 */
0x000002a0 /* EMC_XM2CMDPADCTRL */
0x0400013d /* EMC_XM2DQSPADCTRL2 */
0x22220000 /* EMC_XM2DQPADCTRL2 */
0x77fff884 /* EMC_XM2CLKPADCTRL */
0x01f1f501 /* EMC_XM2COMPPADCTRL */
0x07077404 /* EMC_XM2VTTGENPADCTRL */
0x54000000 /* EMC_XM2VTTGENPADCTRL2 */
0x080001e8 /* EMC_XM2QUSEPADCTRL */
0x0a000021 /* EMC_XM2DQSPADCTRL3 */
0x00000802 /* EMC_CTT_TERM_CTRL */
0x00020000 /* EMC_ZCAL_INTERVAL */
0x00000100 /* EMC_ZCAL_WAIT_CNT */
0x0155000c /* EMC_MRS_WAIT_CNT */
0xa0f10000 /* EMC_AUTO_CAL_CONFIG */
0x00000000 /* EMC_CTT */
0x00000000 /* EMC_CTT_DURATION */
0x800028a5 /* EMC_DYN_SELF_REF_CONTROL */
0xe8000000 /* EMC_FBIO_SPARE */
0xff00ff49 /* EMC_CFG_RSV */
>;
};
};
};
opp-table-actmon {
/delete-node/ opp-750000000;
/delete-node/ opp-800000000;
/delete-node/ opp-900000000;
};
opp-table-emc {
/delete-node/ opp-750000000-1300;
/delete-node/ opp-800000000-1300;
/delete-node/ opp-900000000-1350;
};
};
View Git Blame Copy Permalink