a261ba4138
Add documentation for SAMA7G5 reset controller. Compared with previous versions of reset controllers this one contains support for resetting in SoC devices (e.g. USB PHYs). Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
69 lines
1.5 KiB
YAML
69 lines
1.5 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/reset/atmel,at91sam9260-reset.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Atmel/Microchip System Reset Controller
|
|
|
|
maintainers:
|
|
- Claudiu Beznea <claudiu.beznea@microchip.com>
|
|
|
|
description: |
|
|
The system reset controller can be used to reset the CPU. In case of
|
|
SAMA7G5 it can also reset some devices (e.g. USB PHYs).
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- atmel,at91sam9260-rstc
|
|
- atmel,at91sam9g45-rstc
|
|
- atmel,sama5d3-rstc
|
|
- microchip,sam9x60-rstc
|
|
- microchip,sama7g5-rstc
|
|
- items:
|
|
- const: atmel,sama5d3-rstc
|
|
- const: atmel,at91sam9g45-rstc
|
|
|
|
reg:
|
|
minItems: 1
|
|
items:
|
|
- description: base registers for system reset control
|
|
- description: registers for device specific reset control
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
"#reset-cells":
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- microchip,sama7g5-rstc
|
|
then:
|
|
required:
|
|
- "#reset-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/at91.h>
|
|
|
|
reset-controller@fffffd00 {
|
|
compatible = "atmel,at91sam9260-rstc";
|
|
reg = <0xfffffd00 0x10>;
|
|
clocks = <&pmc PMC_TYPE_CORE PMC_SLOW>;
|
|
};
|