76709d3538
Add the compatible for the A7PLL found in MSM8226 SoCs. Signed-off-by: Luca Weiss <luca@lucaweiss.eu> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20240619-msm8226-cpufreq-v1-3-85143f5291d1@lucaweiss.eu Signed-off-by: Bjorn Andersson <andersson@kernel.org>
71 lines
1.4 KiB
YAML
71 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,a53pll.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm A53 PLL clock
|
|
|
|
maintainers:
|
|
- Bjorn Andersson <andersson@kernel.org>
|
|
|
|
description:
|
|
The A53 PLL on few Qualcomm platforms is the main CPU PLL used used for
|
|
frequencies above 1GHz.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,ipq5018-a53pll
|
|
- qcom,ipq5332-a53pll
|
|
- qcom,ipq6018-a53pll
|
|
- qcom,ipq8074-a53pll
|
|
- qcom,ipq9574-a73pll
|
|
- qcom,msm8226-a7pll
|
|
- qcom,msm8916-a53pll
|
|
- qcom,msm8939-a53pll
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 0
|
|
|
|
clocks:
|
|
items:
|
|
- description: board XO clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: xo
|
|
|
|
operating-points-v2: true
|
|
|
|
opp-table:
|
|
type: object
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- '#clock-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
# Example 1 - A53 PLL found on MSM8916 devices
|
|
- |
|
|
a53pll: clock@b016000 {
|
|
compatible = "qcom,msm8916-a53pll";
|
|
reg = <0xb016000 0x40>;
|
|
#clock-cells = <0>;
|
|
};
|
|
# Example 2 - A53 PLL found on IPQ6018 devices
|
|
- |
|
|
a53pll_ipq: clock-controller@b116000 {
|
|
compatible = "qcom,ipq6018-a53pll";
|
|
reg = <0x0b116000 0x40>;
|
|
#clock-cells = <0>;
|
|
clocks = <&xo>;
|
|
clock-names = "xo";
|
|
};
|