e790a4ce52
Architecture-specific documentation is being moved into Documentation/arch/ as a way of cleaning up the top-level documentation directory and making the docs hierarchy more closely match the source hierarchy. Move Documentation/arm into arch/ (along with the Chinese equvalent translations). Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Chen-Yu Tsai <wens@csie.org> Cc: Jernej Skrabec <jernej.skrabec@gmail.com> Cc: Samuel Holland <samuel@sholland.org> Cc: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Cc: Alim Akhtar <alim.akhtar@samsung.com> Cc: Alex Shi <alexs@kernel.org> Cc: linux-doc@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-arch@vger.kernel.org Acked-by: Alexandre TORGUE <alexandre.torgue@foss.st.com> Reviewed-by: Yanteng Si <siyanteng@loongson.cn> Signed-off-by: Jonathan Corbet <corbet@lwn.net>
38 lines
773 B
ReStructuredText
38 lines
773 B
ReStructuredText
===================
|
|
STM32MP13 Overview
|
|
===================
|
|
|
|
Introduction
|
|
------------
|
|
|
|
The STM32MP131/STM32MP133/STM32MP135 are Cortex-A MPU aimed at various applications.
|
|
They feature:
|
|
|
|
- One Cortex-A7 application core
|
|
- Standard memories interface support
|
|
- Standard connectivity, widely inherited from the STM32 MCU family
|
|
- Comprehensive security support
|
|
|
|
More details:
|
|
|
|
- Cortex-A7 core running up to @900MHz
|
|
- FMC controller to connect SDRAM, NOR and NAND memories
|
|
- QSPI
|
|
- SD/MMC/SDIO support
|
|
- 2*Ethernet controller
|
|
- CAN
|
|
- ADC/DAC
|
|
- USB EHCI/OHCI controllers
|
|
- USB OTG
|
|
- I2C, SPI, CAN busses support
|
|
- Several general purpose timers
|
|
- Serial Audio interface
|
|
- LCD controller
|
|
- DCMIPP
|
|
- SPDIFRX
|
|
- DFSDM
|
|
|
|
:Authors:
|
|
|
|
- Alexandre Torgue <alexandre.torgue@foss.st.com>
|