988f831df3
When SuperH CPU has IRQ multi of DMAC, SH_DMA_IRQ_MULTI becomes enable. The following CPU's are Multi IRQ of DMAC now. - SH775X and SH7091 - SH776X - SH7780 - SH7785 If SH_DMA_IRQ_MULTI becomes enable, dma-sh api driver is optimized for Multi IRQ. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
58 lines
1.8 KiB
Plaintext
58 lines
1.8 KiB
Plaintext
menu "DMA support"
|
|
|
|
config SH_DMA_API
|
|
bool
|
|
|
|
config SH_DMA
|
|
bool "SuperH on-chip DMA controller (DMAC) support"
|
|
depends on CPU_SH3 || CPU_SH4
|
|
select SH_DMA_API
|
|
default n
|
|
|
|
config SH_DMA_IRQ_MULTI
|
|
bool
|
|
depends on SH_DMA
|
|
default y if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || \
|
|
CPU_SUBTYPE_SH7750S || CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R || \
|
|
CPU_SUBTYPE_SH7091 || CPU_SUBTYPE_SH7763 || CPU_SUBTYPE_SH7764 || \
|
|
CPU_SUBTYPE_SH7780 || CPU_SUBTYPE_SH7785
|
|
|
|
config NR_ONCHIP_DMA_CHANNELS
|
|
int
|
|
depends on SH_DMA
|
|
default "4" if CPU_SUBTYPE_SH7750 || CPU_SUBTYPE_SH7751 || CPU_SUBTYPE_SH7750S
|
|
default "8" if CPU_SUBTYPE_SH7750R || CPU_SUBTYPE_SH7751R || CPU_SUBTYPE_SH7760
|
|
default "12" if CPU_SUBTYPE_SH7723 || CPU_SUBTYPE_SH7780 || CPU_SUBTYPE_SH7785
|
|
default "6"
|
|
help
|
|
This allows you to specify the number of channels that the on-chip
|
|
DMAC supports. This will be 4 for SH7750/SH7751 and 8 for the
|
|
SH7750R/SH7751R.
|
|
|
|
config NR_DMA_CHANNELS_BOOL
|
|
depends on SH_DMA
|
|
bool "Override default number of maximum DMA channels"
|
|
help
|
|
This allows you to forcibly update the maximum number of supported
|
|
DMA channels for a given board. If this is unset, this will default
|
|
to the number of channels that the on-chip DMAC has.
|
|
|
|
config NR_DMA_CHANNELS
|
|
int "Maximum number of DMA channels"
|
|
depends on SH_DMA && NR_DMA_CHANNELS_BOOL
|
|
default NR_ONCHIP_DMA_CHANNELS
|
|
help
|
|
This allows you to specify the maximum number of DMA channels to
|
|
support. Setting this to a higher value allows for cascading DMACs
|
|
with additional channels.
|
|
|
|
config SH_DMABRG
|
|
bool "SH7760 DMABRG support"
|
|
depends on CPU_SUBTYPE_SH7760
|
|
help
|
|
The DMABRG does data transfers from main memory to Audio/USB units
|
|
of the SH7760.
|
|
Say Y if you want to use Audio/USB DMA on your SH7760 board.
|
|
|
|
endmenu
|