c53c9cf60e
Add core support for the Kendin/Micrel KS8695 processor family. It is an ARM922-T based SoC with integrated USART, 4-port Ethernet Switch, WAN Ethernet port, and optional PCI Host bridge, etc. http://www.micrel.com/page.do?page=product-info/sys_on_chip.jsp This patch is based on earlier patches from Lennert Buytenhek, Ben Dooks and Greg Ungerer posted to the arm-linux-kernel mailing list in March 2006; and Micrel's 2.6.9 port. Signed-off-by: Andrew Victor <andrew@sanpeople.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
54 lines
1.3 KiB
ArmAsm
54 lines
1.3 KiB
ArmAsm
/*
|
|
* include/asm-arm/arch-ks8695/entry-macro.S
|
|
*
|
|
* Copyright (C) 2006 Ben Dooks <ben@simtec.co.uk>
|
|
* Copyright (C) 2006 Simtec Electronics
|
|
*
|
|
* Low-level IRQ helper macros for KS8695
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#include <asm/hardware.h>
|
|
#include <asm/arch/regs-irq.h>
|
|
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
ldr \base, =KS8695_IRQ_VA @ Base address of interrupt controller
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
.endm
|
|
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
ldr \irqstat, [\base, #KS8695_INTMS] @ Mask Status register
|
|
|
|
teq \irqstat, #0
|
|
beq 1001f
|
|
|
|
mov \irqnr, #0
|
|
|
|
tst \irqstat, #0xff
|
|
moveq \irqstat, \irqstat, lsr #8
|
|
addeq \irqnr, \irqnr, #8
|
|
tsteq \irqstat, #0xff
|
|
moveq \irqstat, \irqstat, lsr #8
|
|
addeq \irqnr, \irqnr, #8
|
|
tsteq \irqstat, #0xff
|
|
moveq \irqstat, \irqstat, lsr #8
|
|
addeq \irqnr, \irqnr, #8
|
|
tst \irqstat, #0x0f
|
|
moveq \irqstat, \irqstat, lsr #4
|
|
addeq \irqnr, \irqnr, #4
|
|
tst \irqstat, #0x03
|
|
moveq \irqstat, \irqstat, lsr #2
|
|
addeq \irqnr, \irqnr, #2
|
|
tst \irqstat, #0x01
|
|
addeqs \irqnr, \irqnr, #1
|
|
1001:
|
|
.endm
|