21f47fbc5b
This adds support for the family of Systems-on-Chip produced initially by VIA and now its subsidiary WonderMedia that have recently become widespread in lower-end Chinese ARM-based tablets and netbooks. Support is included for both VT8500 and WM8505, selectable by a configuration switch at kernel build time. Included are basic machine initialization files, register and interrupt definitions, support for the on-chip interrupt controller, high-precision OS timer, GPIO lines, necessary macros for early debug, pulse-width-modulated outputs control, as well as platform device configurations for the specific drivers implemented elsewhere. Signed-off-by: Alexey Charkov <alchark@gmail.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
100 lines
2.9 KiB
C
100 lines
2.9 KiB
C
/* linux/arch/arm/mach-vt8500/devices-wm8505.c
|
|
*
|
|
* Copyright (C) 2010 Alexey Charkov <alchark@gmail.com>
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <mach/wm8505_regs.h>
|
|
#include <mach/wm8505_irqs.h>
|
|
#include <mach/i8042.h>
|
|
#include "devices.h"
|
|
|
|
void __init wm8505_set_resources(void)
|
|
{
|
|
struct resource tmp[3];
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_GOVR_BASE, SZ_512);
|
|
wmt_res_add(&vt8500_device_wm8505_fb, tmp, 1);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_UART0_BASE, 0x1040);
|
|
tmp[1] = wmt_irq_res(IRQ_UART0);
|
|
wmt_res_add(&vt8500_device_uart0, tmp, 2);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_UART1_BASE, 0x1040);
|
|
tmp[1] = wmt_irq_res(IRQ_UART1);
|
|
wmt_res_add(&vt8500_device_uart1, tmp, 2);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_UART2_BASE, 0x1040);
|
|
tmp[1] = wmt_irq_res(IRQ_UART2);
|
|
wmt_res_add(&vt8500_device_uart2, tmp, 2);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_UART3_BASE, 0x1040);
|
|
tmp[1] = wmt_irq_res(IRQ_UART3);
|
|
wmt_res_add(&vt8500_device_uart3, tmp, 2);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_UART4_BASE, 0x1040);
|
|
tmp[1] = wmt_irq_res(IRQ_UART4);
|
|
wmt_res_add(&vt8500_device_uart4, tmp, 2);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_UART5_BASE, 0x1040);
|
|
tmp[1] = wmt_irq_res(IRQ_UART5);
|
|
wmt_res_add(&vt8500_device_uart5, tmp, 2);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_EHCI_BASE, SZ_512);
|
|
tmp[1] = wmt_irq_res(IRQ_EHCI);
|
|
wmt_res_add(&vt8500_device_ehci, tmp, 2);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_GEGEA_BASE, SZ_256);
|
|
wmt_res_add(&vt8500_device_ge_rops, tmp, 1);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_PWM_BASE, 0x44);
|
|
wmt_res_add(&vt8500_device_pwm, tmp, 1);
|
|
|
|
tmp[0] = wmt_mmio_res(WM8505_RTC_BASE, 0x2c);
|
|
tmp[1] = wmt_irq_res(IRQ_RTC);
|
|
tmp[2] = wmt_irq_res(IRQ_RTCSM);
|
|
wmt_res_add(&vt8500_device_rtc, tmp, 3);
|
|
}
|
|
|
|
static void __init wm8505_set_externs(void)
|
|
{
|
|
/* Non-resource-aware stuff */
|
|
wmt_ic_base = WM8505_IC_BASE;
|
|
wmt_sic_base = WM8505_SIC_BASE;
|
|
wmt_gpio_base = WM8505_GPIO_BASE;
|
|
wmt_pmc_base = WM8505_PMC_BASE;
|
|
wmt_i8042_base = WM8505_PS2_BASE;
|
|
|
|
wmt_nr_irqs = WM8505_NR_IRQS;
|
|
wmt_timer_irq = IRQ_PMCOS0;
|
|
wmt_gpio_ext_irq[0] = IRQ_EXT0;
|
|
wmt_gpio_ext_irq[1] = IRQ_EXT1;
|
|
wmt_gpio_ext_irq[2] = IRQ_EXT2;
|
|
wmt_gpio_ext_irq[3] = IRQ_EXT3;
|
|
wmt_gpio_ext_irq[4] = IRQ_EXT4;
|
|
wmt_gpio_ext_irq[5] = IRQ_EXT5;
|
|
wmt_gpio_ext_irq[6] = IRQ_EXT6;
|
|
wmt_gpio_ext_irq[7] = IRQ_EXT7;
|
|
wmt_i8042_kbd_irq = IRQ_PS2KBD;
|
|
wmt_i8042_aux_irq = IRQ_PS2MOUSE;
|
|
}
|
|
|
|
void __init wm8505_map_io(void)
|
|
{
|
|
iotable_init(wmt_io_desc, ARRAY_SIZE(wmt_io_desc));
|
|
|
|
/* Should be done before interrupts and timers are initialized */
|
|
wm8505_set_externs();
|
|
}
|