170a461770
This patch adds common code to enable support of GPIO interrupt on S5P SoCs. The total number of GPIO pins is quite large on S5P SoCs. Registering irq support for all of them would be a resource waste. Because of that the interrupt support for standard GPIO pins is registered dynamically by the s5p_register_gpio_interrupt() function. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: Joonyoung Shim <jy0922.shim@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> [kgene.kim@samsung.com: minor title fixes] Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
29 lines
579 B
Makefile
29 lines
579 B
Makefile
# arch/arm/plat-s5p/Makefile
|
|
#
|
|
# Copyright (c) 2009 Samsung Electronics Co., Ltd.
|
|
# http://www.samsung.com/
|
|
#
|
|
# Licensed under GPLv2
|
|
|
|
obj-y :=
|
|
obj-m :=
|
|
obj-n := dummy.o
|
|
obj- :=
|
|
|
|
# Core files
|
|
|
|
obj-y += dev-pmu.o
|
|
obj-y += dev-uart.o
|
|
obj-y += cpu.o
|
|
obj-y += clock.o
|
|
obj-y += irq.o
|
|
obj-$(CONFIG_S5P_EXT_INT) += irq-eint.o
|
|
obj-$(CONFIG_S5P_GPIO_INT) += irq-gpioint.o
|
|
|
|
# devices
|
|
|
|
obj-$(CONFIG_S5P_DEV_FIMC0) += dev-fimc0.o
|
|
obj-$(CONFIG_S5P_DEV_FIMC1) += dev-fimc1.o
|
|
obj-$(CONFIG_S5P_DEV_FIMC2) += dev-fimc2.o
|
|
obj-$(CONFIG_S5P_DEV_ONENAND) += dev-onenand.o
|