0328ad23cf
Patch from Deepak Saxena This patch adds support for Intel's IXDP28x5 platform. This is just and IXDP2801 with a new CPU rev but the bootloader has been updated to reflect a new machine ID so we just build support for it by default when we build IXDP2801. Signed-off-by: Deepak Saxena <dsaxena@plexity.net> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
50 lines
1.3 KiB
C
50 lines
1.3 KiB
C
/*
|
|
* linux/include/asm-arm/arch-ixp2000/system.h
|
|
*
|
|
* Copyright (C) 2002 Intel Corp.
|
|
* Copyricht (C) 2003-2005 MontaVista Software, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <asm/hardware.h>
|
|
#include <asm/mach-types.h>
|
|
|
|
static inline void arch_idle(void)
|
|
{
|
|
cpu_do_idle();
|
|
}
|
|
|
|
static inline void arch_reset(char mode)
|
|
{
|
|
local_irq_disable();
|
|
|
|
/*
|
|
* Reset flash banking register so that we are pointing at
|
|
* RedBoot bank.
|
|
*/
|
|
if (machine_is_ixdp2401()) {
|
|
ixp2000_reg_write(IXDP2X01_CPLD_FLASH_REG,
|
|
((0 >> IXDP2X01_FLASH_WINDOW_BITS)
|
|
| IXDP2X01_CPLD_FLASH_INTERN));
|
|
ixp2000_reg_wrb(IXDP2X01_CPLD_RESET_REG, 0xffffffff);
|
|
}
|
|
|
|
/*
|
|
* On IXDP2801 we need to write this magic sequence to the CPLD
|
|
* to cause a complete reset of the CPU and all external devices
|
|
* and move the flash bank register back to 0.
|
|
*/
|
|
if (machine_is_ixdp2801() || machine_is_ixdp28x5()) {
|
|
unsigned long reset_reg = *IXDP2X01_CPLD_RESET_REG;
|
|
|
|
reset_reg = 0x55AA0000 | (reset_reg & 0x0000FFFF);
|
|
ixp2000_reg_write(IXDP2X01_CPLD_RESET_REG, reset_reg);
|
|
ixp2000_reg_wrb(IXDP2X01_CPLD_RESET_REG, 0x80000000);
|
|
}
|
|
|
|
ixp2000_reg_wrb(IXP2000_RESET0, RSTALL);
|
|
}
|