a27ba768a1
Signed-off-by: Mingwei Wang <mingwei.wang@marvell.com> Signed-off-by: Eric Miao <eric.miao@marvell.com>
81 lines
2.7 KiB
C
81 lines
2.7 KiB
C
/*
|
|
* linux/arch/arm/mach-mmp/include/mach/regs-apbc.h
|
|
*
|
|
* Application Peripheral Bus Clock Unit
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_MACH_REGS_APBC_H
|
|
#define __ASM_MACH_REGS_APBC_H
|
|
|
|
#include <mach/addr-map.h>
|
|
|
|
#define APBC_VIRT_BASE (APB_VIRT_BASE + 0x015000)
|
|
#define APBC_REG(x) (APBC_VIRT_BASE + (x))
|
|
|
|
/*
|
|
* APB clock register offsets for PXA168
|
|
*/
|
|
#define APBC_PXA168_UART1 APBC_REG(0x000)
|
|
#define APBC_PXA168_UART2 APBC_REG(0x004)
|
|
#define APBC_PXA168_GPIO APBC_REG(0x008)
|
|
#define APBC_PXA168_PWM1 APBC_REG(0x00c)
|
|
#define APBC_PXA168_PWM2 APBC_REG(0x010)
|
|
#define APBC_PXA168_PWM3 APBC_REG(0x014)
|
|
#define APBC_PXA168_PWM4 APBC_REG(0x018)
|
|
#define APBC_PXA168_SSP1 APBC_REG(0x01c)
|
|
#define APBC_PXA168_SSP2 APBC_REG(0x020)
|
|
#define APBC_PXA168_RTC APBC_REG(0x028)
|
|
#define APBC_PXA168_TWSI0 APBC_REG(0x02c)
|
|
#define APBC_PXA168_KPC APBC_REG(0x030)
|
|
#define APBC_PXA168_TIMERS APBC_REG(0x034)
|
|
#define APBC_PXA168_AIB APBC_REG(0x03c)
|
|
#define APBC_PXA168_SW_JTAG APBC_REG(0x040)
|
|
#define APBC_PXA168_ONEWIRE APBC_REG(0x048)
|
|
#define APBC_PXA168_SSP3 APBC_REG(0x04c)
|
|
#define APBC_PXA168_ASFAR APBC_REG(0x050)
|
|
#define APBC_PXA168_ASSAR APBC_REG(0x054)
|
|
#define APBC_PXA168_SSP4 APBC_REG(0x058)
|
|
#define APBC_PXA168_SSP5 APBC_REG(0x05c)
|
|
#define APBC_PXA168_TWSI1 APBC_REG(0x06c)
|
|
#define APBC_PXA168_UART3 APBC_REG(0x070)
|
|
#define APBC_PXA168_AC97 APBC_REG(0x084)
|
|
|
|
/*
|
|
* APB Clock register offsets for PXA910
|
|
*/
|
|
#define APBC_PXA910_UART0 APBC_REG(0x000)
|
|
#define APBC_PXA910_UART1 APBC_REG(0x004)
|
|
#define APBC_PXA910_GPIO APBC_REG(0x008)
|
|
#define APBC_PXA910_PWM1 APBC_REG(0x00c)
|
|
#define APBC_PXA910_PWM2 APBC_REG(0x010)
|
|
#define APBC_PXA910_PWM3 APBC_REG(0x014)
|
|
#define APBC_PXA910_PWM4 APBC_REG(0x018)
|
|
#define APBC_PXA910_SSP1 APBC_REG(0x01c)
|
|
#define APBC_PXA910_SSP2 APBC_REG(0x020)
|
|
#define APBC_PXA910_IPC APBC_REG(0x024)
|
|
#define APBC_PXA910_TWSI0 APBC_REG(0x02c)
|
|
#define APBC_PXA910_KPC APBC_REG(0x030)
|
|
#define APBC_PXA910_TIMERS APBC_REG(0x034)
|
|
#define APBC_PXA910_TBROT APBC_REG(0x038)
|
|
#define APBC_PXA910_AIB APBC_REG(0x03c)
|
|
#define APBC_PXA910_SW_JTAG APBC_REG(0x040)
|
|
#define APBC_PXA910_TIMERS1 APBC_REG(0x044)
|
|
#define APBC_PXA910_ONEWIRE APBC_REG(0x048)
|
|
#define APBC_PXA910_SSP3 APBC_REG(0x04c)
|
|
#define APBC_PXA910_ASFAR APBC_REG(0x050)
|
|
#define APBC_PXA910_ASSAR APBC_REG(0x054)
|
|
|
|
/* Common APB clock register bit definitions */
|
|
#define APBC_APBCLK (1 << 0) /* APB Bus Clock Enable */
|
|
#define APBC_FNCLK (1 << 1) /* Functional Clock Enable */
|
|
#define APBC_RST (1 << 2) /* Reset Generation */
|
|
|
|
/* Functional Clock Selection Mask */
|
|
#define APBC_FNCLKSEL(x) (((x) & 0xf) << 4)
|
|
|
|
#endif /* __ASM_MACH_REGS_APBC_H */
|