a1d0d98daf
Add a platform for the Wire Speed Processor, based on the PPC A2. This includes code for the ICS & OPB interrupt controllers, as well as a SCOM backend, and SCOM based cpu bringup. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au> Signed-off-by: Jack Miller <jack@codezen.org> Signed-off-by: Ian Munsie <imunsie@au1.ibm.com> Signed-off-by: Michael Ellerman <michael@ellerman.id.au> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
29 lines
458 B
Plaintext
29 lines
458 B
Plaintext
config PPC_WSP
|
|
bool
|
|
default n
|
|
|
|
menu "WSP platform selection"
|
|
depends on PPC_BOOK3E_64
|
|
|
|
config PPC_PSR2
|
|
bool "PSR-2 platform"
|
|
select PPC_A2
|
|
select GENERIC_TBSYNC
|
|
select PPC_SCOM
|
|
select EPAPR_BOOT
|
|
select PPC_WSP
|
|
select PPC_XICS
|
|
select PPC_ICP_NATIVE
|
|
default y
|
|
|
|
endmenu
|
|
|
|
config PPC_A2_DD2
|
|
bool "Support for DD2 based A2/WSP systems"
|
|
depends on PPC_A2
|
|
|
|
config WORKAROUND_ERRATUM_463
|
|
depends on PPC_A2_DD2
|
|
bool "Workaround erratum 463"
|
|
default y
|