29440a2b4c
- Move cache initialization to C from assembly. - Move anomaly workaround for writing [ID]MEM_CONTROL to assembly, so that we don't have to mess around with .align directives in C source. - Fix a bug where bfin_write_DMEM_CONTROL would write to IMEM_CONTROL - Break out CPLB related code from kernel/setup.c into their own file. - Don't define variables in header files, only declare them. Signed-off-by: Bernd Schmidt <bernd.schmidt@analog.com> Signed-off-by: Bryan Wu <bryan.wu@analog.com>
67 lines
1.8 KiB
C
67 lines
1.8 KiB
C
/*
|
|
* Copyright 2004-2007 Analog Devices Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see the file COPYING, or write
|
|
* to the Free Software Foundation, Inc.,
|
|
* 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <linux/cpu.h>
|
|
|
|
#include <asm/cacheflush.h>
|
|
#include <asm/blackfin.h>
|
|
#include <asm/cplbinit.h>
|
|
|
|
#if defined(CONFIG_BLKFIN_CACHE)
|
|
void bfin_icache_init(void)
|
|
{
|
|
unsigned long *table = icplb_table;
|
|
unsigned long ctrl;
|
|
int i;
|
|
|
|
for (i = 0; i < MAX_CPLBS; i++) {
|
|
unsigned long addr = *table++;
|
|
unsigned long data = *table++;
|
|
if (addr == (unsigned long)-1)
|
|
break;
|
|
bfin_write32(ICPLB_ADDR0 + i * 4, addr);
|
|
bfin_write32(ICPLB_DATA0 + i * 4, data);
|
|
}
|
|
ctrl = bfin_read_IMEM_CONTROL();
|
|
ctrl |= IMC | ENICPLB;
|
|
bfin_write_IMEM_CONTROL(ctrl);
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_BLKFIN_DCACHE)
|
|
void bfin_dcache_init(void)
|
|
{
|
|
unsigned long *table = dcplb_table;
|
|
unsigned long ctrl;
|
|
int i;
|
|
|
|
for (i = 0; i < MAX_CPLBS; i++) {
|
|
unsigned long addr = *table++;
|
|
unsigned long data = *table++;
|
|
if (addr == (unsigned long)-1)
|
|
break;
|
|
bfin_write32(DCPLB_ADDR0 + i * 4, addr);
|
|
bfin_write32(DCPLB_DATA0 + i * 4, data);
|
|
}
|
|
ctrl = bfin_read_DMEM_CONTROL();
|
|
ctrl |= DMEM_CNTR;
|
|
bfin_write_DMEM_CONTROL(ctrl);
|
|
}
|
|
#endif
|