b0b6ff0b21
This patch includes the implementation of the clock gating for System MMU. Initially, all System MMUs are not asserted the system clock. Asserting the system clock to a System MMU is enabled only when s5p_sysmmu_enable() is called. Likewise, it is disabled only when s5p_sysmmu_disable() is called. Therefore, clock gating on System MMUs are still invisible to the outside of the System MMU driver. Signed-off-by: KyongHo Cho <pullip.cho@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
47 lines
1.1 KiB
C
47 lines
1.1 KiB
C
/* linux/arch/arm/mach-exynos4/include/mach/sysmmu.h
|
|
*
|
|
* Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* Samsung sysmmu driver for EXYNOS4
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_ARM_ARCH_SYSMMU_H
|
|
#define __ASM_ARM_ARCH_SYSMMU_H __FILE__
|
|
|
|
enum exynos4_sysmmu_ips {
|
|
SYSMMU_MDMA,
|
|
SYSMMU_SSS,
|
|
SYSMMU_FIMC0,
|
|
SYSMMU_FIMC1,
|
|
SYSMMU_FIMC2,
|
|
SYSMMU_FIMC3,
|
|
SYSMMU_JPEG,
|
|
SYSMMU_FIMD0,
|
|
SYSMMU_FIMD1,
|
|
SYSMMU_PCIe,
|
|
SYSMMU_G2D,
|
|
SYSMMU_ROTATOR,
|
|
SYSMMU_MDMA2,
|
|
SYSMMU_TV,
|
|
SYSMMU_MFC_L,
|
|
SYSMMU_MFC_R,
|
|
EXYNOS4_SYSMMU_TOTAL_IPNUM,
|
|
};
|
|
|
|
#define S5P_SYSMMU_TOTAL_IPNUM EXYNOS4_SYSMMU_TOTAL_IPNUM
|
|
|
|
extern const char *sysmmu_ips_name[EXYNOS4_SYSMMU_TOTAL_IPNUM];
|
|
|
|
typedef enum exynos4_sysmmu_ips sysmmu_ips;
|
|
|
|
void sysmmu_clk_init(struct device *dev, sysmmu_ips ips);
|
|
void sysmmu_clk_enable(sysmmu_ips ips);
|
|
void sysmmu_clk_disable(sysmmu_ips ips);
|
|
|
|
#endif /* __ASM_ARM_ARCH_SYSMMU_H */
|