edabd38e1a
The Marvell Dove (88AP510) is a high-performance, highly integrated, low power SoC with high-end ARM-compatible processor (known as PJ4), graphics processing unit, high-definition video decoding acceleration hardware, and a broad range of peripherals. Signed-off-by: Lennert Buytenhek <buytenh@marvell.com> Signed-off-by: Saeed Bishara <saeed@marvell.com> Signed-off-by: Nicolas Pitre <nico@marvell.com>
40 lines
992 B
ArmAsm
40 lines
992 B
ArmAsm
/*
|
|
* arch/arm/mach-dove/include/mach/entry-macro.S
|
|
*
|
|
* Low-level IRQ helper macros for Marvell Dove platforms
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#include <mach/bridge-regs.h>
|
|
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
.endm
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
ldr \base, =IRQ_VIRT_BASE
|
|
.endm
|
|
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
@ check low interrupts
|
|
ldr \irqstat, [\base, #IRQ_CAUSE_LOW_OFF]
|
|
ldr \tmp, [\base, #IRQ_MASK_LOW_OFF]
|
|
mov \irqnr, #31
|
|
ands \irqstat, \irqstat, \tmp
|
|
|
|
@ if no low interrupts set, check high interrupts
|
|
ldreq \irqstat, [\base, #IRQ_CAUSE_HIGH_OFF]
|
|
ldreq \tmp, [\base, #IRQ_MASK_HIGH_OFF]
|
|
moveq \irqnr, #63
|
|
andeqs \irqstat, \irqstat, \tmp
|
|
|
|
@ find first active interrupt source
|
|
clzne \irqstat, \irqstat
|
|
subne \irqnr, \irqnr, \irqstat
|
|
.endm
|