cebfa85eb8
Pull MIPS updates from Ralf Baechle: "The MIPS bits for 3.8. This also includes a bunch fixes that were sitting in the linux-mips.org git tree for a long time. This pull request contains updates to several OCTEON drivers and the board support code for BCM47XX, BCM63XX, XLP, XLR, XLS, lantiq, Loongson1B, updates to the SSB bus support, MIPS kexec code and adds support for kdump. When pulling this, there are two expected merge conflicts in include/linux/bcma/bcma_driver_chipcommon.h which are trivial to resolve, just remove the conflict markers and keep both alternatives." * 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus: (90 commits) MIPS: PMC-Sierra Yosemite: Remove support. VIDEO: Newport Fix console crashes MIPS: wrppmc: Fix build of PCI code. MIPS: IP22/IP28: Fix build of EISA code. MIPS: RB532: Fix build of prom code. MIPS: PowerTV: Fix build. MIPS: IP27: Correct fucked grammar in ops-bridge.c MIPS: Highmem: Fix build error if CONFIG_DEBUG_HIGHMEM is disabled MIPS: Fix potencial corruption MIPS: Fix for warning from FPU emulation code MIPS: Handle COP3 Unusable exception as COP1X for FP emulation MIPS: Fix poweroff failure when HOTPLUG_CPU configured. MIPS: MT: Fix build with CONFIG_UIDGID_STRICT_TYPE_CHECKS=y MIPS: Remove unused smvp.h MIPS/EDAC: Improve OCTEON EDAC support. MIPS: OCTEON: Add definitions for OCTEON memory contoller registers. MIPS: OCTEON: Add OCTEON family definitions to octeon-model.h ata: pata_octeon_cf: Use correct byte order for DMA in when built little-endian. MIPS/OCTEON/ata: Convert pata_octeon_cf.c to use device tree. MIPS: Remove usage of CEVT_R4K_LIB config option. ...
263 lines
7.0 KiB
C
263 lines
7.0 KiB
C
#ifndef LINUX_SSB_PRIVATE_H_
|
|
#define LINUX_SSB_PRIVATE_H_
|
|
|
|
#include <linux/ssb/ssb.h>
|
|
#include <linux/types.h>
|
|
#include <linux/bcm47xx_wdt.h>
|
|
|
|
|
|
#define PFX "ssb: "
|
|
|
|
#ifdef CONFIG_SSB_SILENT
|
|
# define ssb_printk(fmt, x...) do { /* nothing */ } while (0)
|
|
#else
|
|
# define ssb_printk printk
|
|
#endif /* CONFIG_SSB_SILENT */
|
|
|
|
/* dprintk: Debugging printk; vanishes for non-debug compilation */
|
|
#ifdef CONFIG_SSB_DEBUG
|
|
# define ssb_dprintk(fmt, x...) ssb_printk(fmt , ##x)
|
|
#else
|
|
# define ssb_dprintk(fmt, x...) do { /* nothing */ } while (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SSB_DEBUG
|
|
# define SSB_WARN_ON(x) WARN_ON(x)
|
|
# define SSB_BUG_ON(x) BUG_ON(x)
|
|
#else
|
|
static inline int __ssb_do_nothing(int x) { return x; }
|
|
# define SSB_WARN_ON(x) __ssb_do_nothing(unlikely(!!(x)))
|
|
# define SSB_BUG_ON(x) __ssb_do_nothing(unlikely(!!(x)))
|
|
#endif
|
|
|
|
|
|
/* pci.c */
|
|
#ifdef CONFIG_SSB_PCIHOST
|
|
extern int ssb_pci_switch_core(struct ssb_bus *bus,
|
|
struct ssb_device *dev);
|
|
extern int ssb_pci_switch_coreidx(struct ssb_bus *bus,
|
|
u8 coreidx);
|
|
extern int ssb_pci_xtal(struct ssb_bus *bus, u32 what,
|
|
int turn_on);
|
|
extern int ssb_pci_get_invariants(struct ssb_bus *bus,
|
|
struct ssb_init_invariants *iv);
|
|
extern void ssb_pci_exit(struct ssb_bus *bus);
|
|
extern int ssb_pci_init(struct ssb_bus *bus);
|
|
extern const struct ssb_bus_ops ssb_pci_ops;
|
|
|
|
#else /* CONFIG_SSB_PCIHOST */
|
|
|
|
static inline int ssb_pci_switch_core(struct ssb_bus *bus,
|
|
struct ssb_device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_pci_switch_coreidx(struct ssb_bus *bus,
|
|
u8 coreidx)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_pci_xtal(struct ssb_bus *bus, u32 what,
|
|
int turn_on)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline void ssb_pci_exit(struct ssb_bus *bus)
|
|
{
|
|
}
|
|
static inline int ssb_pci_init(struct ssb_bus *bus)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_SSB_PCIHOST */
|
|
|
|
|
|
/* pcmcia.c */
|
|
#ifdef CONFIG_SSB_PCMCIAHOST
|
|
extern int ssb_pcmcia_switch_core(struct ssb_bus *bus,
|
|
struct ssb_device *dev);
|
|
extern int ssb_pcmcia_switch_coreidx(struct ssb_bus *bus,
|
|
u8 coreidx);
|
|
extern int ssb_pcmcia_switch_segment(struct ssb_bus *bus,
|
|
u8 seg);
|
|
extern int ssb_pcmcia_get_invariants(struct ssb_bus *bus,
|
|
struct ssb_init_invariants *iv);
|
|
extern int ssb_pcmcia_hardware_setup(struct ssb_bus *bus);
|
|
extern void ssb_pcmcia_exit(struct ssb_bus *bus);
|
|
extern int ssb_pcmcia_init(struct ssb_bus *bus);
|
|
extern const struct ssb_bus_ops ssb_pcmcia_ops;
|
|
#else /* CONFIG_SSB_PCMCIAHOST */
|
|
static inline int ssb_pcmcia_switch_core(struct ssb_bus *bus,
|
|
struct ssb_device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_pcmcia_switch_coreidx(struct ssb_bus *bus,
|
|
u8 coreidx)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_pcmcia_switch_segment(struct ssb_bus *bus,
|
|
u8 seg)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_pcmcia_hardware_setup(struct ssb_bus *bus)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline void ssb_pcmcia_exit(struct ssb_bus *bus)
|
|
{
|
|
}
|
|
static inline int ssb_pcmcia_init(struct ssb_bus *bus)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_SSB_PCMCIAHOST */
|
|
|
|
/* sdio.c */
|
|
#ifdef CONFIG_SSB_SDIOHOST
|
|
extern int ssb_sdio_get_invariants(struct ssb_bus *bus,
|
|
struct ssb_init_invariants *iv);
|
|
|
|
extern u32 ssb_sdio_scan_read32(struct ssb_bus *bus, u16 offset);
|
|
extern int ssb_sdio_switch_core(struct ssb_bus *bus, struct ssb_device *dev);
|
|
extern int ssb_sdio_scan_switch_coreidx(struct ssb_bus *bus, u8 coreidx);
|
|
extern int ssb_sdio_hardware_setup(struct ssb_bus *bus);
|
|
extern void ssb_sdio_exit(struct ssb_bus *bus);
|
|
extern int ssb_sdio_init(struct ssb_bus *bus);
|
|
|
|
extern const struct ssb_bus_ops ssb_sdio_ops;
|
|
#else /* CONFIG_SSB_SDIOHOST */
|
|
static inline u32 ssb_sdio_scan_read32(struct ssb_bus *bus, u16 offset)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_sdio_switch_core(struct ssb_bus *bus,
|
|
struct ssb_device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_sdio_scan_switch_coreidx(struct ssb_bus *bus, u8 coreidx)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline int ssb_sdio_hardware_setup(struct ssb_bus *bus)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline void ssb_sdio_exit(struct ssb_bus *bus)
|
|
{
|
|
}
|
|
static inline int ssb_sdio_init(struct ssb_bus *bus)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_SSB_SDIOHOST */
|
|
|
|
|
|
/* scan.c */
|
|
extern const char *ssb_core_name(u16 coreid);
|
|
extern int ssb_bus_scan(struct ssb_bus *bus,
|
|
unsigned long baseaddr);
|
|
extern void ssb_iounmap(struct ssb_bus *ssb);
|
|
|
|
|
|
/* sprom.c */
|
|
extern
|
|
ssize_t ssb_attr_sprom_show(struct ssb_bus *bus, char *buf,
|
|
int (*sprom_read)(struct ssb_bus *bus, u16 *sprom));
|
|
extern
|
|
ssize_t ssb_attr_sprom_store(struct ssb_bus *bus,
|
|
const char *buf, size_t count,
|
|
int (*sprom_check_crc)(const u16 *sprom, size_t size),
|
|
int (*sprom_write)(struct ssb_bus *bus, const u16 *sprom));
|
|
extern int ssb_fill_sprom_with_fallback(struct ssb_bus *bus,
|
|
struct ssb_sprom *out);
|
|
|
|
|
|
/* core.c */
|
|
extern u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m);
|
|
extern struct ssb_bus *ssb_pci_dev_to_bus(struct pci_dev *pdev);
|
|
int ssb_for_each_bus_call(unsigned long data,
|
|
int (*func)(struct ssb_bus *bus, unsigned long data));
|
|
extern struct ssb_bus *ssb_pcmcia_dev_to_bus(struct pcmcia_device *pdev);
|
|
|
|
struct ssb_freeze_context {
|
|
/* Pointer to the bus */
|
|
struct ssb_bus *bus;
|
|
/* Boolean list to indicate whether a device is frozen on this bus. */
|
|
bool device_frozen[SSB_MAX_NR_CORES];
|
|
};
|
|
extern int ssb_devices_freeze(struct ssb_bus *bus, struct ssb_freeze_context *ctx);
|
|
extern int ssb_devices_thaw(struct ssb_freeze_context *ctx);
|
|
|
|
|
|
|
|
/* b43_pci_bridge.c */
|
|
#ifdef CONFIG_SSB_B43_PCI_BRIDGE
|
|
extern int __init b43_pci_ssb_bridge_init(void);
|
|
extern void __exit b43_pci_ssb_bridge_exit(void);
|
|
#else /* CONFIG_SSB_B43_PCI_BRIDGE */
|
|
static inline int b43_pci_ssb_bridge_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline void b43_pci_ssb_bridge_exit(void)
|
|
{
|
|
}
|
|
#endif /* CONFIG_SSB_B43_PCI_BRIDGE */
|
|
|
|
/* driver_chipcommon_pmu.c */
|
|
extern u32 ssb_pmu_get_cpu_clock(struct ssb_chipcommon *cc);
|
|
extern u32 ssb_pmu_get_controlclock(struct ssb_chipcommon *cc);
|
|
extern u32 ssb_pmu_get_alp_clock(struct ssb_chipcommon *cc);
|
|
|
|
extern u32 ssb_chipco_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt,
|
|
u32 ticks);
|
|
extern u32 ssb_chipco_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt, u32 ms);
|
|
|
|
#ifdef CONFIG_SSB_DRIVER_EXTIF
|
|
extern u32 ssb_extif_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt, u32 ticks);
|
|
extern u32 ssb_extif_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt, u32 ms);
|
|
#else
|
|
static inline u32 ssb_extif_watchdog_timer_set_wdt(struct bcm47xx_wdt *wdt,
|
|
u32 ticks)
|
|
{
|
|
return 0;
|
|
}
|
|
static inline u32 ssb_extif_watchdog_timer_set_ms(struct bcm47xx_wdt *wdt,
|
|
u32 ms)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SSB_EMBEDDED
|
|
extern int ssb_watchdog_register(struct ssb_bus *bus);
|
|
#else /* CONFIG_SSB_EMBEDDED */
|
|
static inline int ssb_watchdog_register(struct ssb_bus *bus)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_SSB_EMBEDDED */
|
|
|
|
#ifdef CONFIG_SSB_DRIVER_EXTIF
|
|
extern void ssb_extif_init(struct ssb_extif *extif);
|
|
#else
|
|
static inline void ssb_extif_init(struct ssb_extif *extif)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SSB_DRIVER_GPIO
|
|
extern int ssb_gpio_init(struct ssb_bus *bus);
|
|
#else /* CONFIG_SSB_DRIVER_GPIO */
|
|
static inline int ssb_gpio_init(struct ssb_bus *bus)
|
|
{
|
|
return -ENOTSUPP;
|
|
}
|
|
#endif /* CONFIG_SSB_DRIVER_GPIO */
|
|
|
|
#endif /* LINUX_SSB_PRIVATE_H_ */
|