e4df2d5e85
Try to access RAM with the largest bit width possible, but without doing unaligned accesses. A further improvement could be to use multiple read and writes as the assembly version was trying to do. Tested on a BeagleV Starlight with a SiFive U74 core, where the improvement is noticeable. Signed-off-by: Matteo Croce <mcroce@microsoft.com> Co-developed-by: Guo Ren <guoren@linux.alibaba.com> Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
15 lines
375 B
Makefile
15 lines
375 B
Makefile
# SPDX-License-Identifier: GPL-2.0-only
|
|
obj-y += cacheflush.o
|
|
obj-$(CONFIG_CPU_HAS_FPU) += fpu.o
|
|
obj-y += memcmp.o
|
|
ifeq ($(CONFIG_HAVE_EFFICIENT_UNALIGNED_STRING_OPS), y)
|
|
obj-y += memcpy.o
|
|
obj-y += memmove.o
|
|
obj-y += memset.o
|
|
endif
|
|
obj-y += strcmp.o
|
|
obj-y += strcpy.o
|
|
obj-y += strlen.o
|
|
obj-y += strksyms.o
|
|
obj-$(CONFIG_FUNCTION_TRACER) += mcount.o
|