743025b0e0
Document DT bindings for PCIe Endpoint controller found in Rockchip SoCs. Link: https://lore.kernel.org/linux-pci/20240607-rockchip-pcie-ep-v1-v5-6-0a042d6b0049@kernel.org Signed-off-by: Niklas Cassel <cassel@kernel.org> Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
96 lines
3.3 KiB
YAML
96 lines
3.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pci/rockchip-dw-pcie-ep.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: DesignWare based PCIe Endpoint controller on Rockchip SoCs
|
|
|
|
maintainers:
|
|
- Niklas Cassel <cassel@kernel.org>
|
|
|
|
description: |+
|
|
RK3588 SoC PCIe Endpoint controller is based on the Synopsys DesignWare
|
|
PCIe IP and thus inherits all the common properties defined in
|
|
snps,dw-pcie-ep.yaml.
|
|
|
|
allOf:
|
|
- $ref: /schemas/pci/snps,dw-pcie-ep.yaml#
|
|
- $ref: /schemas/pci/rockchip-dw-pcie-common.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- rockchip,rk3568-pcie-ep
|
|
- rockchip,rk3588-pcie-ep
|
|
|
|
reg:
|
|
items:
|
|
- description: Data Bus Interface (DBI) registers
|
|
- description: Data Bus Interface (DBI) shadow registers
|
|
- description: Rockchip designed configuration registers
|
|
- description: Memory region used to map remote RC address space
|
|
- description: Internal Address Translation Unit (iATU) registers
|
|
|
|
reg-names:
|
|
items:
|
|
- const: dbi
|
|
- const: dbi2
|
|
- const: apb
|
|
- const: addr_space
|
|
- const: atu
|
|
|
|
required:
|
|
- interrupts
|
|
- interrupt-names
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/rockchip,rk3588-cru.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/power/rk3588-power.h>
|
|
#include <dt-bindings/reset/rockchip,rk3588-cru.h>
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
pcie3x4_ep: pcie-ep@fe150000 {
|
|
compatible = "rockchip,rk3588-pcie-ep";
|
|
reg = <0xa 0x40000000 0x0 0x00100000>,
|
|
<0xa 0x40100000 0x0 0x00100000>,
|
|
<0x0 0xfe150000 0x0 0x00010000>,
|
|
<0x9 0x00000000 0x0 0x40000000>,
|
|
<0xa 0x40300000 0x0 0x00100000>;
|
|
reg-names = "dbi", "dbi2", "apb", "addr_space", "atu";
|
|
clocks = <&cru ACLK_PCIE_4L_MSTR>, <&cru ACLK_PCIE_4L_SLV>,
|
|
<&cru ACLK_PCIE_4L_DBI>, <&cru PCLK_PCIE_4L>,
|
|
<&cru CLK_PCIE_AUX0>, <&cru CLK_PCIE4L_PIPE>;
|
|
clock-names = "aclk_mst", "aclk_slv",
|
|
"aclk_dbi", "pclk",
|
|
"aux", "pipe";
|
|
interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
interrupt-names = "sys", "pmc", "msg", "legacy", "err",
|
|
"dma0", "dma1", "dma2", "dma3";
|
|
max-link-speed = <3>;
|
|
num-lanes = <4>;
|
|
phys = <&pcie30phy>;
|
|
phy-names = "pcie-phy";
|
|
power-domains = <&power RK3588_PD_PCIE>;
|
|
resets = <&cru SRST_PCIE0_POWER_UP>, <&cru SRST_P_PCIE0>;
|
|
reset-names = "pwr", "pipe";
|
|
};
|
|
};
|
|
...
|