cc03a934c5
This helps validating DTS files. Cc: Antoine Tenart <atenart@kernel.org> Signed-off-by: Rafał Miłecki <rafal@milecki.pl> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
87 lines
2.0 KiB
YAML
87 lines
2.0 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/crypto/inside-secure,safexcel.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Inside Secure SafeXcel cryptographic engine
|
|
|
|
maintainers:
|
|
- Antoine Tenart <atenart@kernel.org>
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- const: inside-secure,safexcel-eip197b
|
|
- const: inside-secure,safexcel-eip197d
|
|
- const: inside-secure,safexcel-eip97ies
|
|
- const: inside-secure,safexcel-eip197
|
|
description: Equivalent of inside-secure,safexcel-eip197b
|
|
deprecated: true
|
|
- const: inside-secure,safexcel-eip97
|
|
description: Equivalent of inside-secure,safexcel-eip97ies
|
|
deprecated: true
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 6
|
|
|
|
interrupt-names:
|
|
items:
|
|
- const: ring0
|
|
- const: ring1
|
|
- const: ring2
|
|
- const: ring3
|
|
- const: eip
|
|
- const: mem
|
|
|
|
clocks:
|
|
minItems: 1
|
|
maxItems: 2
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
items:
|
|
- const: core
|
|
- const: reg
|
|
|
|
required:
|
|
- reg
|
|
- interrupts
|
|
- interrupt-names
|
|
|
|
allOf:
|
|
- if:
|
|
properties:
|
|
clocks:
|
|
minItems: 2
|
|
then:
|
|
properties:
|
|
clock-names:
|
|
minItems: 2
|
|
required:
|
|
- clock-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
|
|
crypto@800000 {
|
|
compatible = "inside-secure,safexcel-eip197b";
|
|
reg = <0x800000 0x200000>;
|
|
interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "ring0", "ring1", "ring2", "ring3", "eip", "mem";
|
|
clocks = <&cpm_syscon0 1 26>;
|
|
clock-names = "core";
|
|
};
|