af35098f4f
Add bindings for the clock generator on the JH7100 RISC-V SoC by StarFive Ltd. This is a test chip for their upcoming JH7110 SoC. Reviewed-by: Rob Herring <robh@kernel.org> Acked-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Geert Uytterhoeven <geert@linux-m68k.org> Signed-off-by: Emil Renner Berthing <kernel@esmil.dk>
57 lines
1.3 KiB
YAML
57 lines
1.3 KiB
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/starfive,jh7100-clkgen.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: StarFive JH7100 Clock Generator
|
|
|
|
maintainers:
|
|
- Geert Uytterhoeven <geert@linux-m68k.org>
|
|
- Emil Renner Berthing <kernel@esmil.dk>
|
|
|
|
properties:
|
|
compatible:
|
|
const: starfive,jh7100-clkgen
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: Main clock source (25 MHz)
|
|
- description: Application-specific clock source (12-27 MHz)
|
|
- description: RMII reference clock (50 MHz)
|
|
- description: RGMII RX clock (125 MHz)
|
|
|
|
clock-names:
|
|
items:
|
|
- const: osc_sys
|
|
- const: osc_aud
|
|
- const: gmac_rmii_ref
|
|
- const: gmac_gr_mii_rxclk
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
description:
|
|
See <dt-bindings/clock/starfive-jh7100.h> for valid indices.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- clock-names
|
|
- '#clock-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller@11800000 {
|
|
compatible = "starfive,jh7100-clkgen";
|
|
reg = <0x11800000 0x10000>;
|
|
clocks = <&osc_sys>, <&osc_aud>, <&gmac_rmii_ref>, <&gmac_gr_mii_rxclk>;
|
|
clock-names = "osc_sys", "osc_aud", "gmac_rmii_ref", "gmac_gr_mii_rxclk";
|
|
#clock-cells = <1>;
|
|
};
|