80de9d9dfb
Add bindings documentation for the X1E80100 TCSR Clock Controller. Co-developed-by: Rajendra Nayak <quic_rjendra@quicinc.com> Signed-off-by: Rajendra Nayak <quic_rjendra@quicinc.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Abel Vesa <abel.vesa@linaro.org> Link: https://lore.kernel.org/r/20240202-x1e80100-clock-controllers-v4-4-7fb08c861c7c@linaro.org Signed-off-by: Bjorn Andersson <andersson@kernel.org>
61 lines
1.1 KiB
YAML
61 lines
1.1 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsr.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm TCSR Clock Controller on SM8550
|
|
|
|
maintainers:
|
|
- Bjorn Andersson <andersson@kernel.org>
|
|
|
|
description: |
|
|
Qualcomm TCSR clock control module provides the clocks, resets and
|
|
power domains on SM8550
|
|
|
|
See also:
|
|
- include/dt-bindings/clock/qcom,sm8550-tcsr.h
|
|
- include/dt-bindings/clock/qcom,sm8650-tcsr.h
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- qcom,sm8550-tcsr
|
|
- qcom,sm8650-tcsr
|
|
- qcom,x1e80100-tcsr
|
|
- const: syscon
|
|
|
|
clocks:
|
|
items:
|
|
- description: TCXO pad clock
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
'#reset-cells':
|
|
const: 1
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
|
|
clock-controller@1fc0000 {
|
|
compatible = "qcom,sm8550-tcsr", "syscon";
|
|
reg = <0x1fc0000 0x30000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
...
|