6720e8dbcb
On SM8650, the minimum voltage corner supported on MMCX from cmd-db is
sufficient for clock controllers to operate and there is no need to specify
the required-opps. Hence remove the required-opps property from the list of
required properties for SM8650 videocc bindings.
This fixes:
arch/arm64/boot/dts/qcom/sm8650-hdk.dtb: clock-controller@aaf0000:
'required-opps' is a required property
arch/arm64/boot/dts/qcom/sm8650-mtp.dtb: clock-controller@aaf0000:
'required-opps' is a required property
arch/arm64/boot/dts/qcom/sm8650-qrd.dtb: clock-controller@aaf0000:
'required-opps' is a required property
Fixes: a6a61b9701 ("dt-bindings: clock: qcom: Add SM8650 video clock controller")
Reported-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
Closes: https://lore.kernel.org/all/0f13ab6b-dff1-4b26-9707-704ae2e2b535@linaro.org/
Reported-by: kernel test robot <lkp@intel.com>
Closes: https://lore.kernel.org/oe-kbuild-all/202407070147.C9c3oTqS-lkp@intel.com/
Signed-off-by: Jagadeesh Kona <quic_jkona@quicinc.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org>
Link: https://lore.kernel.org/r/20240801064448.29626-2-quic_jkona@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
81 lines
1.9 KiB
YAML
81 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,sm8450-videocc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Video Clock & Reset Controller on SM8450
|
|
|
|
maintainers:
|
|
- Taniya Das <quic_tdas@quicinc.com>
|
|
- Jagadeesh Kona <quic_jkona@quicinc.com>
|
|
|
|
description: |
|
|
Qualcomm video clock control module provides the clocks, resets and power
|
|
domains on SM8450.
|
|
|
|
See also:
|
|
include/dt-bindings/clock/qcom,sm8450-videocc.h
|
|
include/dt-bindings/clock/qcom,sm8650-videocc.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,sm8450-videocc
|
|
- qcom,sm8550-videocc
|
|
- qcom,sm8650-videocc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Video AHB clock from GCC
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
description:
|
|
MMCX power domain.
|
|
|
|
required-opps:
|
|
maxItems: 1
|
|
description:
|
|
A phandle to an OPP node describing required MMCX performance point.
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- power-domains
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,sm8450-videocc
|
|
- qcom,sm8550-videocc
|
|
then:
|
|
required:
|
|
- required-opps
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sm8450.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
#include <dt-bindings/power/qcom,rpmhpd.h>
|
|
videocc: clock-controller@aaf0000 {
|
|
compatible = "qcom,sm8450-videocc";
|
|
reg = <0x0aaf0000 0x10000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&gcc GCC_VIDEO_AHB_CLK>;
|
|
power-domains = <&rpmhpd RPMHPD_MMCX>;
|
|
required-opps = <&rpmhpd_opp_low_svs>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
...
|