perf tools changes for v6.7
Build ----- * Compile BPF programs by default if clang (>= 12.0.1) is available to enable more features like kernel lock contention, off-cpu profiling, kwork, sample filtering and so on. It can be disabled by passing BUILD_BPF_SKEL=0 to make. * Produce better error messages for bison on debug build (make DEBUG=1) by defining YYDEBUG symbol internally. perf record ----------- * Track sideband events (like FORK/MMAP) from all CPUs even if perf record targets a subset of CPUs only (using -C option). Otherwise it may lose some information happened on a CPU out of the target list. * Fix checking raw sched_switch tracepoint argument using system BTF. This affects off-cpu profiling which attaches a BPF program to the raw tracepoint. perf lock contention -------------------- * Add --lock-cgroup option to see contention by cgroups. This should be used with BPF only (using -b option). $ sudo perf lock con -ab --lock-cgroup -- sleep 1 contended total wait max wait avg wait cgroup 835 14.06 ms 41.19 us 16.83 us /system.slice/led.service 25 122.38 us 13.77 us 4.89 us / 44 23.73 us 3.87 us 539 ns /user.slice/user-657345.slice/session-c4.scope 1 491 ns 491 ns 491 ns /system.slice/connectd.service * Add -G/--cgroup-filter option to see contention only for given cgroups. This can be useful when you identified a cgroup in the above command and want to investigate more on it. It also works with other output options like -t/--threads and -l/--lock-addr. $ sudo perf lock con -ab -G /user.slice/user-657345.slice/session-c4.scope -- sleep 1 contended total wait max wait avg wait type caller 8 77.11 us 17.98 us 9.64 us spinlock futex_wake+0xc8 2 24.56 us 14.66 us 12.28 us spinlock tick_do_update_jiffies64+0x25 1 4.97 us 4.97 us 4.97 us spinlock futex_q_lock+0x2a * Use per-cpu array for better spinlock tracking. This is to improve performance of the BPF program and to avoid nested contention on a lock in the BPF hash map. * Update callstack check for PowerPC. To find a representative caller of a lock, it needs to look up the call stacks. It ends the lookup when it sees 0 in the call stack buffer. However, PowerPC call stacks can have 0 values in the beginning so skip them when it expects valid call stacks after. perf kwork ---------- * Support 'sched' class (for -k option) so that it can see task scheduling event (using sched_switch tracepoint) as well as irq and workqueue items. * Add perf kwork top subcommand to show more accurate cpu utilization with sched class above. It works both with a recorded data (using perf kwork record command) and BPF (using -b option). Unlike perf top command, it does not support interactive mode (yet). $ sudo perf kwork top -b -k sched Starting trace, Hit <Ctrl+C> to stop and report ^C Total : 160702.425 ms, 8 cpus %Cpu(s): 36.00% id, 0.00% hi, 0.00% si %Cpu0 [|||||||||||||||||| 61.66%] %Cpu1 [|||||||||||||||||| 61.27%] %Cpu2 [||||||||||||||||||| 66.40%] %Cpu3 [|||||||||||||||||| 61.28%] %Cpu4 [|||||||||||||||||| 61.82%] %Cpu5 [||||||||||||||||||||||| 77.41%] %Cpu6 [|||||||||||||||||| 61.73%] %Cpu7 [|||||||||||||||||| 63.25%] PID SPID %CPU RUNTIME COMMMAND ------------------------------------------------------------- 0 0 38.72 8089.463 ms [swapper/1] 0 0 38.71 8084.547 ms [swapper/3] 0 0 38.33 8007.532 ms [swapper/0] 0 0 38.26 7992.985 ms [swapper/6] 0 0 38.17 7971.865 ms [swapper/4] 0 0 36.74 7447.765 ms [swapper/7] 0 0 33.59 6486.942 ms [swapper/2] 0 0 22.58 3771.268 ms [swapper/5] 9545 9351 2.48 447.136 ms sched-messaging 9574 9351 2.09 418.583 ms sched-messaging 9724 9351 2.05 372.407 ms sched-messaging 9531 9351 2.01 368.804 ms sched-messaging 9512 9351 2.00 362.250 ms sched-messaging 9514 9351 1.95 357.767 ms sched-messaging 9538 9351 1.86 384.476 ms sched-messaging 9712 9351 1.84 386.490 ms sched-messaging 9723 9351 1.83 380.021 ms sched-messaging 9722 9351 1.82 382.738 ms sched-messaging 9517 9351 1.81 354.794 ms sched-messaging 9559 9351 1.79 344.305 ms sched-messaging 9725 9351 1.77 365.315 ms sched-messaging <SNIP> * Add hard/soft-irq statistics to perf kwork top. This will show the total CPU utilization with IRQ stats like below: $ sudo perf kwork top -b -k sched,irq,softirq Starting trace, Hit <Ctrl+C> to stop and report ^C Total : 12554.889 ms, 8 cpus %Cpu(s): 96.23% id, 0.10% hi, 0.19% si <---- here %Cpu0 [| 4.60%] %Cpu1 [| 4.59%] %Cpu2 [ 2.73%] %Cpu3 [| 3.81%] <SNIP> perf bench ---------- * Add -G/--cgroups option to perf bench sched pipe. The pipe bench is good to measure context switch overhead. With this option, it puts the reader and writer tasks in separate cgroups to enforce context switch between two different cgroups. Also it needs to set CPU affinity of the tasks in a CPU to accurately measure the impact of cgroup context switches. $ sudo perf stat -e context-switches,cgroup-switches -- \ > taskset -c 0 perf bench sched pipe -l 100000 # Running 'sched/pipe' benchmark: # Executed 100000 pipe operations between two processes Total time: 0.307 [sec] 3.078180 usecs/op 324867 ops/sec Performance counter stats for 'taskset -c 0 perf bench sched pipe -l 100000': 200,026 context-switches 63 cgroup-switches 0.321637922 seconds time elapsed You can see small number of cgroup-switches because both write and read tasks are in the same cgroup. $ sudo mkdir /sys/fs/cgroup/{AAA,BBB} $ sudo perf stat -e context-switches,cgroup-switches -- \ > taskset -c 0 perf bench sched pipe -l 100000 -G AAA,BBB # Running 'sched/pipe' benchmark: # Executed 100000 pipe operations between two processes Total time: 0.351 [sec] 3.512990 usecs/op 284657 ops/sec Performance counter stats for 'taskset -c 0 perf bench sched pipe -l 100000 -G AAA,BBB': 200,020 context-switches 200,019 cgroup-switches 0.365034567 seconds time elapsed Now context-switches and cgroup-switches are almost same. And you can see the pipe operation took little more. * Kill child processes when perf bench sched messaging exited abnormally. Otherwise it'd leave the child doing unnecessary work. perf test --------- * Fix various shellcheck issues on the tests written in shell script. * Skip tests when condition is not satisfied: - object code reading test for non-text section addresses. - CoreSight test if cs_etm// event is not available. - lock contention test if not enough CPUs. Event parsing ------------- * Make PMU alias name loading lazy to reduce the startup time in the event parsing code for perf record, stat and others in the general case. * Lazily compute PMU default config. In the same sense, delay PMU initialization until it's really needed to reduce the startup cost. * Fix event term values that are raw events. The event specification can have several terms including event name. But sometimes it clashes with raw event encoding which starts with 'r' and has hex-digits. For example, an event named 'read' should be processed as a normal event but it was mis-treated as a raw encoding and caused a failure. $ perf stat -e 'uncore_imc_free_running/event=read/' -a sleep 1 event syntax error: '..nning/event=read/' \___ parser error Run 'perf list' for a list of valid events Usage: perf stat [<options>] [<command>] -e, --event <event> event selector. use 'perf list' to list available events Event metrics ------------- * Add "Compat" regex to match event with multiple identifiers. * Usual updates for Intel, Power10, Arm telemetry/CMN and AmpereOne. Misc ---- * Assorted memory leak fixes and footprint reduction. * Add "bpf_skeletons" to perf version --build-options so that users can check whether their perf tools have BPF support easily. * Fix unaligned access in Intel-PT packet decoder found by undefined-behavior sanitizer. * Avoid frequency mode for the dummy event. Surprisingly it'd impact kernel timer tick handler performance by force iterating all PMU events. * Update bash shell completion for events and metrics. Signed-off-by: Namhyung Kim <namhyung@kernel.org> -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQSo2x5BnqMqsoHtzsmMstVUGiXMgwUCZUMg7wAKCRCMstVUGiXM g8FvAQC9KED6H8rlH7UTvxE6fM947EJbldwGrNA1zGx++Ucd3gD/ewA2A6SUcIh6 Tua/XovmYOQbuDYOwlRHe+sdDag0sgg= =GrCE -----END PGP SIGNATURE----- Merge tag 'perf-tools-for-v6.7-1-2023-11-01' of git://git.kernel.org/pub/scm/linux/kernel/git/perf/perf-tools Pull perf tools updates from Namhyung Kim: "Build: - Compile BPF programs by default if clang (>= 12.0.1) is available to enable more features like kernel lock contention, off-cpu profiling, kwork, sample filtering and so on. This can be disabled by passing BUILD_BPF_SKEL=0 to make. - Produce better error messages for bison on debug build (make DEBUG=1) by defining YYDEBUG symbol internally. perf record: - Track sideband events (like FORK/MMAP) from all CPUs even if perf record targets a subset of CPUs only (using -C option). Otherwise it may lose some information happened on a CPU out of the target list. - Fix checking raw sched_switch tracepoint argument using system BTF. This affects off-cpu profiling which attaches a BPF program to the raw tracepoint. perf lock contention: - Add --lock-cgroup option to see contention by cgroups. This should be used with BPF only (using -b option). $ sudo perf lock con -ab --lock-cgroup -- sleep 1 contended total wait max wait avg wait cgroup 835 14.06 ms 41.19 us 16.83 us /system.slice/led.service 25 122.38 us 13.77 us 4.89 us / 44 23.73 us 3.87 us 539 ns /user.slice/user-657345.slice/session-c4.scope 1 491 ns 491 ns 491 ns /system.slice/connectd.service - Add -G/--cgroup-filter option to see contention only for given cgroups. This can be useful when you identified a cgroup in the above command and want to investigate more on it. It also works with other output options like -t/--threads and -l/--lock-addr. $ sudo perf lock con -ab -G /user.slice/user-657345.slice/session-c4.scope -- sleep 1 contended total wait max wait avg wait type caller 8 77.11 us 17.98 us 9.64 us spinlock futex_wake+0xc8 2 24.56 us 14.66 us 12.28 us spinlock tick_do_update_jiffies64+0x25 1 4.97 us 4.97 us 4.97 us spinlock futex_q_lock+0x2a - Use per-cpu array for better spinlock tracking. This is to improve performance of the BPF program and to avoid nested contention on a lock in the BPF hash map. - Update callstack check for PowerPC. To find a representative caller of a lock, it needs to look up the call stacks. It ends the lookup when it sees 0 in the call stack buffer. However, PowerPC call stacks can have 0 values in the beginning so skip them when it expects valid call stacks after. perf kwork: - Support 'sched' class (for -k option) so that it can see task scheduling event (using sched_switch tracepoint) as well as irq and workqueue items. - Add perf kwork top subcommand to show more accurate cpu utilization with sched class above. It works both with a recorded data (using perf kwork record command) and BPF (using -b option). Unlike perf top command, it does not support interactive mode (yet). $ sudo perf kwork top -b -k sched Starting trace, Hit <Ctrl+C> to stop and report ^C Total : 160702.425 ms, 8 cpus %Cpu(s): 36.00% id, 0.00% hi, 0.00% si %Cpu0 [|||||||||||||||||| 61.66%] %Cpu1 [|||||||||||||||||| 61.27%] %Cpu2 [||||||||||||||||||| 66.40%] %Cpu3 [|||||||||||||||||| 61.28%] %Cpu4 [|||||||||||||||||| 61.82%] %Cpu5 [||||||||||||||||||||||| 77.41%] %Cpu6 [|||||||||||||||||| 61.73%] %Cpu7 [|||||||||||||||||| 63.25%] PID SPID %CPU RUNTIME COMMMAND ------------------------------------------------------------- 0 0 38.72 8089.463 ms [swapper/1] 0 0 38.71 8084.547 ms [swapper/3] 0 0 38.33 8007.532 ms [swapper/0] 0 0 38.26 7992.985 ms [swapper/6] 0 0 38.17 7971.865 ms [swapper/4] 0 0 36.74 7447.765 ms [swapper/7] 0 0 33.59 6486.942 ms [swapper/2] 0 0 22.58 3771.268 ms [swapper/5] 9545 9351 2.48 447.136 ms sched-messaging 9574 9351 2.09 418.583 ms sched-messaging 9724 9351 2.05 372.407 ms sched-messaging 9531 9351 2.01 368.804 ms sched-messaging 9512 9351 2.00 362.250 ms sched-messaging 9514 9351 1.95 357.767 ms sched-messaging 9538 9351 1.86 384.476 ms sched-messaging 9712 9351 1.84 386.490 ms sched-messaging 9723 9351 1.83 380.021 ms sched-messaging 9722 9351 1.82 382.738 ms sched-messaging 9517 9351 1.81 354.794 ms sched-messaging 9559 9351 1.79 344.305 ms sched-messaging 9725 9351 1.77 365.315 ms sched-messaging <SNIP> - Add hard/soft-irq statistics to perf kwork top. This will show the total CPU utilization with IRQ stats like below: $ sudo perf kwork top -b -k sched,irq,softirq Starting trace, Hit <Ctrl+C> to stop and report ^C Total : 12554.889 ms, 8 cpus %Cpu(s): 96.23% id, 0.10% hi, 0.19% si <---- here %Cpu0 [| 4.60%] %Cpu1 [| 4.59%] %Cpu2 [ 2.73%] %Cpu3 [| 3.81%] <SNIP> perf bench: - Add -G/--cgroups option to perf bench sched pipe. The pipe bench is good to measure context switch overhead. With this option, it puts the reader and writer tasks in separate cgroups to enforce context switch between two different cgroups. Also it needs to set CPU affinity of the tasks in a CPU to accurately measure the impact of cgroup context switches. $ sudo perf stat -e context-switches,cgroup-switches -- \ > taskset -c 0 perf bench sched pipe -l 100000 # Running 'sched/pipe' benchmark: # Executed 100000 pipe operations between two processes Total time: 0.307 [sec] 3.078180 usecs/op 324867 ops/sec Performance counter stats for 'taskset -c 0 perf bench sched pipe -l 100000': 200,026 context-switches 63 cgroup-switches 0.321637922 seconds time elapsed You can see small number of cgroup-switches because both write and read tasks are in the same cgroup. $ sudo mkdir /sys/fs/cgroup/{AAA,BBB} $ sudo perf stat -e context-switches,cgroup-switches -- \ > taskset -c 0 perf bench sched pipe -l 100000 -G AAA,BBB # Running 'sched/pipe' benchmark: # Executed 100000 pipe operations between two processes Total time: 0.351 [sec] 3.512990 usecs/op 284657 ops/sec Performance counter stats for 'taskset -c 0 perf bench sched pipe -l 100000 -G AAA,BBB': 200,020 context-switches 200,019 cgroup-switches 0.365034567 seconds time elapsed Now context-switches and cgroup-switches are almost same. And you can see the pipe operation took little more. - Kill child processes when perf bench sched messaging exited abnormally. Otherwise it'd leave the child doing unnecessary work. perf test: - Fix various shellcheck issues on the tests written in shell script. - Skip tests when condition is not satisfied: - object code reading test for non-text section addresses. - CoreSight test if cs_etm// event is not available. - lock contention test if not enough CPUs. Event parsing: - Make PMU alias name loading lazy to reduce the startup time in the event parsing code for perf record, stat and others in the general case. - Lazily compute PMU default config. In the same sense, delay PMU initialization until it's really needed to reduce the startup cost. - Fix event term values that are raw events. The event specification can have several terms including event name. But sometimes it clashes with raw event encoding which starts with 'r' and has hex-digits. For example, an event named 'read' should be processed as a normal event but it was mis-treated as a raw encoding and caused a failure. $ perf stat -e 'uncore_imc_free_running/event=read/' -a sleep 1 event syntax error: '..nning/event=read/' \___ parser error Run 'perf list' for a list of valid events Usage: perf stat [<options>] [<command>] -e, --event <event> event selector. use 'perf list' to list available events Event metrics: - Add "Compat" regex to match event with multiple identifiers. - Usual updates for Intel, Power10, Arm telemetry/CMN and AmpereOne. Misc: - Assorted memory leak fixes and footprint reduction. - Add "bpf_skeletons" to perf version --build-options so that users can check whether their perf tools have BPF support easily. - Fix unaligned access in Intel-PT packet decoder found by undefined-behavior sanitizer. - Avoid frequency mode for the dummy event. Surprisingly it'd impact kernel timer tick handler performance by force iterating all PMU events. - Update bash shell completion for events and metrics" * tag 'perf-tools-for-v6.7-1-2023-11-01' of git://git.kernel.org/pub/scm/linux/kernel/git/perf/perf-tools: (187 commits) perf vendor events intel: Update tsx_cycles_per_elision metrics perf vendor events intel: Update bonnell version number to v5 perf vendor events intel: Update westmereex events to v4 perf vendor events intel: Update meteorlake events to v1.06 perf vendor events intel: Update knightslanding events to v16 perf vendor events intel: Add typo fix for ivybridge FP perf vendor events intel: Update a spelling in haswell/haswellx perf vendor events intel: Update emeraldrapids to v1.01 perf vendor events intel: Update alderlake/alderlake events to v1.23 perf build: Disable BPF skeletons if clang version is < 12.0.1 perf callchain: Fix spelling mistake "statisitcs" -> "statistics" perf report: Fix spelling mistake "heirachy" -> "hierarchy" perf python: Fix binding linkage due to rename and move of evsel__increase_rlimit() perf tests: test_arm_coresight: Simplify source iteration perf vendor events intel: Add tigerlake two metrics perf vendor events intel: Add broadwellde two metrics perf vendor events intel: Fix broadwellde tma_info_system_dram_bw_use metric perf mem_info: Add and use map_symbol__exit and addr_map_symbol__exit perf callchain: Minor layout changes to callchain_list perf callchain: Make brtype_stat in callchain_list optional ...
This commit is contained in:
commit
7ab89417ed
scripts/clang-tools
tools
build
include/asm-generic
lib
perf
Documentation
Makefile.configMakefile.perfarch
arm/util
arm64/util
powerpc/util
s390/util
x86
bench
builtin-buildid-cache.cbuiltin-kwork.cbuiltin-lock.cbuiltin-record.cbuiltin-report.cbuiltin-sched.cbuiltin-script.cbuiltin-stat.cbuiltin-version.ccheck-headers.shperf-completion.shpmu-events/arch
arm64
nds32
powerpc
test/test_soc/sys
x86
alderlake
alderlaken
bonnell
broadwellde
broadwellx
cascadelakex
emeraldrapids
cache.jsonfloating-point.jsonfrontend.jsonmemory.jsonother.jsonpipeline.jsonuncore-cache.jsonuncore-cxl.jsonuncore-interconnect.jsonuncore-io.jsonuncore-memory.jsonuncore-power.jsonvirtual-memory.json
haswellx
icelake
icelakex
@ -19,7 +19,7 @@ _DEFAULT_OUTPUT = 'compile_commands.json'
|
||||
_DEFAULT_LOG_LEVEL = 'WARNING'
|
||||
|
||||
_FILENAME_PATTERN = r'^\..*\.cmd$'
|
||||
_LINE_PATTERN = r'^savedcmd_[^ ]*\.o := (.* )([^ ]*\.[cS]) *(;|$)'
|
||||
_LINE_PATTERN = r'^(saved)?cmd_[^ ]*\.o := (?P<command_prefix>.* )(?P<file_path>[^ ]*\.[cS]) *(;|$)'
|
||||
_VALID_LOG_LEVELS = ['DEBUG', 'INFO', 'WARNING', 'ERROR', 'CRITICAL']
|
||||
# The tools/ directory adopts a different build system, and produces .cmd
|
||||
# files in a different format. Do not support it.
|
||||
@ -213,15 +213,15 @@ def main():
|
||||
result = line_matcher.match(f.readline())
|
||||
if result:
|
||||
try:
|
||||
entry = process_line(directory, result.group(1),
|
||||
result.group(2))
|
||||
entry = process_line(directory, result.group('command_prefix'),
|
||||
result.group('file_path'))
|
||||
compile_commands.append(entry)
|
||||
except ValueError as err:
|
||||
logging.info('Could not add line from %s: %s',
|
||||
cmdfile, err)
|
||||
|
||||
with open(output, 'wt') as f:
|
||||
json.dump(compile_commands, f, indent=2, sort_keys=True)
|
||||
json.dump(sorted(compile_commands, key=lambda x: x["file"]), f, indent=2, sort_keys=True)
|
||||
|
||||
|
||||
if __name__ == '__main__':
|
||||
|
@ -33,6 +33,11 @@ def parse_arguments():
|
||||
path_help = "Path to the compilation database to parse"
|
||||
parser.add_argument("path", type=str, help=path_help)
|
||||
|
||||
checks_help = "Checks to pass to the analysis"
|
||||
parser.add_argument("-checks", type=str, default=None, help=checks_help)
|
||||
header_filter_help = "Pass the -header-filter value to the tool"
|
||||
parser.add_argument("-header-filter", type=str, default=None, help=header_filter_help)
|
||||
|
||||
return parser.parse_args()
|
||||
|
||||
|
||||
@ -45,14 +50,27 @@ def init(l, a):
|
||||
|
||||
def run_analysis(entry):
|
||||
# Disable all checks, then re-enable the ones we want
|
||||
checks = []
|
||||
checks.append("-checks=-*")
|
||||
if args.type == "clang-tidy":
|
||||
checks.append("linuxkernel-*")
|
||||
global args
|
||||
checks = None
|
||||
if args.checks:
|
||||
checks = args.checks.split(',')
|
||||
else:
|
||||
checks.append("clang-analyzer-*")
|
||||
checks.append("-clang-analyzer-security.insecureAPI.DeprecatedOrUnsafeBufferHandling")
|
||||
p = subprocess.run(["clang-tidy", "-p", args.path, ",".join(checks), entry["file"]],
|
||||
checks = ["-*"]
|
||||
if args.type == "clang-tidy":
|
||||
checks.append("linuxkernel-*")
|
||||
else:
|
||||
checks.append("clang-analyzer-*")
|
||||
checks.append("-clang-analyzer-security.insecureAPI.DeprecatedOrUnsafeBufferHandling")
|
||||
file = entry["file"]
|
||||
if not file.endswith(".c") and not file.endswith(".cpp"):
|
||||
with lock:
|
||||
print(f"Skipping non-C file: '{file}'", file=sys.stderr)
|
||||
return
|
||||
pargs = ["clang-tidy", "-p", args.path, "-checks=" + ",".join(checks)]
|
||||
if args.header_filter:
|
||||
pargs.append("-header-filter=" + args.header_filter)
|
||||
pargs.append(file)
|
||||
p = subprocess.run(pargs,
|
||||
stdout=subprocess.PIPE,
|
||||
stderr=subprocess.STDOUT,
|
||||
cwd=entry["directory"])
|
||||
|
@ -20,7 +20,15 @@ else
|
||||
Q=@
|
||||
endif
|
||||
|
||||
ifneq ($(findstring s,$(filter-out --%,$(MAKEFLAGS))),)
|
||||
# If the user is running make -s (silent mode), suppress echoing of commands
|
||||
# make-4.0 (and later) keep single letter options in the 1st word of MAKEFLAGS.
|
||||
ifeq ($(filter 3.%,$(MAKE_VERSION)),)
|
||||
short-opts := $(firstword -$(MAKEFLAGS))
|
||||
else
|
||||
short-opts := $(filter-out --%,$(MAKEFLAGS))
|
||||
endif
|
||||
|
||||
ifneq ($(findstring s,$(short-opts)),)
|
||||
quiet=silent_
|
||||
endif
|
||||
|
||||
|
@ -1,10 +1,13 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
||||
/*
|
||||
* Copied from the kernel sources to tools/perf/:
|
||||
*/
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
#ifndef __ASM_GENERIC_UNALIGNED_H
|
||||
#define __ASM_GENERIC_UNALIGNED_H
|
||||
|
||||
#ifndef __TOOLS_LINUX_ASM_GENERIC_UNALIGNED_H
|
||||
#define __TOOLS_LINUX_ASM_GENERIC_UNALIGNED_H
|
||||
/*
|
||||
* This is the most generic implementation of unaligned accesses
|
||||
* and should work almost anywhere.
|
||||
*/
|
||||
#pragma GCC diagnostic push
|
||||
#pragma GCC diagnostic ignored "-Wpacked"
|
||||
|
||||
#define __get_unaligned_t(type, ptr) ({ \
|
||||
const struct { type x; } __packed *__pptr = (typeof(__pptr))(ptr); \
|
||||
@ -19,5 +22,135 @@
|
||||
#define get_unaligned(ptr) __get_unaligned_t(typeof(*(ptr)), (ptr))
|
||||
#define put_unaligned(val, ptr) __put_unaligned_t(typeof(*(ptr)), (val), (ptr))
|
||||
|
||||
#endif /* __TOOLS_LINUX_ASM_GENERIC_UNALIGNED_H */
|
||||
static inline u16 get_unaligned_le16(const void *p)
|
||||
{
|
||||
return le16_to_cpu(__get_unaligned_t(__le16, p));
|
||||
}
|
||||
|
||||
static inline u32 get_unaligned_le32(const void *p)
|
||||
{
|
||||
return le32_to_cpu(__get_unaligned_t(__le32, p));
|
||||
}
|
||||
|
||||
static inline u64 get_unaligned_le64(const void *p)
|
||||
{
|
||||
return le64_to_cpu(__get_unaligned_t(__le64, p));
|
||||
}
|
||||
|
||||
static inline void put_unaligned_le16(u16 val, void *p)
|
||||
{
|
||||
__put_unaligned_t(__le16, cpu_to_le16(val), p);
|
||||
}
|
||||
|
||||
static inline void put_unaligned_le32(u32 val, void *p)
|
||||
{
|
||||
__put_unaligned_t(__le32, cpu_to_le32(val), p);
|
||||
}
|
||||
|
||||
static inline void put_unaligned_le64(u64 val, void *p)
|
||||
{
|
||||
__put_unaligned_t(__le64, cpu_to_le64(val), p);
|
||||
}
|
||||
|
||||
static inline u16 get_unaligned_be16(const void *p)
|
||||
{
|
||||
return be16_to_cpu(__get_unaligned_t(__be16, p));
|
||||
}
|
||||
|
||||
static inline u32 get_unaligned_be32(const void *p)
|
||||
{
|
||||
return be32_to_cpu(__get_unaligned_t(__be32, p));
|
||||
}
|
||||
|
||||
static inline u64 get_unaligned_be64(const void *p)
|
||||
{
|
||||
return be64_to_cpu(__get_unaligned_t(__be64, p));
|
||||
}
|
||||
|
||||
static inline void put_unaligned_be16(u16 val, void *p)
|
||||
{
|
||||
__put_unaligned_t(__be16, cpu_to_be16(val), p);
|
||||
}
|
||||
|
||||
static inline void put_unaligned_be32(u32 val, void *p)
|
||||
{
|
||||
__put_unaligned_t(__be32, cpu_to_be32(val), p);
|
||||
}
|
||||
|
||||
static inline void put_unaligned_be64(u64 val, void *p)
|
||||
{
|
||||
__put_unaligned_t(__be64, cpu_to_be64(val), p);
|
||||
}
|
||||
|
||||
static inline u32 __get_unaligned_be24(const u8 *p)
|
||||
{
|
||||
return p[0] << 16 | p[1] << 8 | p[2];
|
||||
}
|
||||
|
||||
static inline u32 get_unaligned_be24(const void *p)
|
||||
{
|
||||
return __get_unaligned_be24(p);
|
||||
}
|
||||
|
||||
static inline u32 __get_unaligned_le24(const u8 *p)
|
||||
{
|
||||
return p[0] | p[1] << 8 | p[2] << 16;
|
||||
}
|
||||
|
||||
static inline u32 get_unaligned_le24(const void *p)
|
||||
{
|
||||
return __get_unaligned_le24(p);
|
||||
}
|
||||
|
||||
static inline void __put_unaligned_be24(const u32 val, u8 *p)
|
||||
{
|
||||
*p++ = val >> 16;
|
||||
*p++ = val >> 8;
|
||||
*p++ = val;
|
||||
}
|
||||
|
||||
static inline void put_unaligned_be24(const u32 val, void *p)
|
||||
{
|
||||
__put_unaligned_be24(val, p);
|
||||
}
|
||||
|
||||
static inline void __put_unaligned_le24(const u32 val, u8 *p)
|
||||
{
|
||||
*p++ = val;
|
||||
*p++ = val >> 8;
|
||||
*p++ = val >> 16;
|
||||
}
|
||||
|
||||
static inline void put_unaligned_le24(const u32 val, void *p)
|
||||
{
|
||||
__put_unaligned_le24(val, p);
|
||||
}
|
||||
|
||||
static inline void __put_unaligned_be48(const u64 val, u8 *p)
|
||||
{
|
||||
*p++ = val >> 40;
|
||||
*p++ = val >> 32;
|
||||
*p++ = val >> 24;
|
||||
*p++ = val >> 16;
|
||||
*p++ = val >> 8;
|
||||
*p++ = val;
|
||||
}
|
||||
|
||||
static inline void put_unaligned_be48(const u64 val, void *p)
|
||||
{
|
||||
__put_unaligned_be48(val, p);
|
||||
}
|
||||
|
||||
static inline u64 __get_unaligned_be48(const u8 *p)
|
||||
{
|
||||
return (u64)p[0] << 40 | (u64)p[1] << 32 | (u64)p[2] << 24 |
|
||||
p[3] << 16 | p[4] << 8 | p[5];
|
||||
}
|
||||
|
||||
static inline u64 get_unaligned_be48(const void *p)
|
||||
{
|
||||
return __get_unaligned_be48(p);
|
||||
}
|
||||
#pragma GCC diagnostic pop
|
||||
|
||||
#endif /* __ASM_GENERIC_UNALIGNED_H */
|
||||
|
@ -180,6 +180,7 @@ static inline ssize_t io__getline(struct io *io, char **line_out, size_t *line_l
|
||||
return line_len;
|
||||
err_out:
|
||||
free(line);
|
||||
*line_out = NULL;
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
|
@ -738,3 +738,12 @@ int perf_evlist__nr_groups(struct perf_evlist *evlist)
|
||||
}
|
||||
return nr_groups;
|
||||
}
|
||||
|
||||
void perf_evlist__go_system_wide(struct perf_evlist *evlist, struct perf_evsel *evsel)
|
||||
{
|
||||
if (!evsel->system_wide) {
|
||||
evsel->system_wide = true;
|
||||
if (evlist->needs_map_propagation)
|
||||
__perf_evlist__propagate_maps(evlist, evsel);
|
||||
}
|
||||
}
|
||||
|
@ -135,4 +135,6 @@ int perf_evlist__id_add_fd(struct perf_evlist *evlist,
|
||||
void perf_evlist__reset_id_hash(struct perf_evlist *evlist);
|
||||
|
||||
void __perf_evlist__set_leader(struct list_head *list, struct perf_evsel *leader);
|
||||
|
||||
void perf_evlist__go_system_wide(struct perf_evlist *evlist, struct perf_evsel *evsel);
|
||||
#endif /* __LIBPERF_INTERNAL_EVLIST_H */
|
||||
|
@ -9,8 +9,12 @@
|
||||
* Enable reference count checking implicitly with leak checking, which is
|
||||
* integrated into address sanitizer.
|
||||
*/
|
||||
#if defined(LEAK_SANITIZER) || defined(ADDRESS_SANITIZER)
|
||||
#if defined(__SANITIZE_ADDRESS__) || defined(LEAK_SANITIZER) || defined(ADDRESS_SANITIZER)
|
||||
#define REFCNT_CHECKING 1
|
||||
#elif defined(__has_feature)
|
||||
#if __has_feature(address_sanitizer) || __has_feature(leak_sanitizer)
|
||||
#define REFCNT_CHECKING 1
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/*
|
||||
@ -50,6 +54,9 @@
|
||||
/* A put operation removing the indirection layer. */
|
||||
#define RC_CHK_PUT(object) {}
|
||||
|
||||
/* Pointer equality when the indirection may or may not be there. */
|
||||
#define RC_CHK_EQUAL(object1, object2) (object1 == object2)
|
||||
|
||||
#else
|
||||
|
||||
/* Replaces "struct foo" so that the pointer may be interposed. */
|
||||
@ -97,6 +104,10 @@
|
||||
} \
|
||||
} while(0)
|
||||
|
||||
/* Pointer equality when the indirection may or may not be there. */
|
||||
#define RC_CHK_EQUAL(object1, object2) (object1 == object2 || \
|
||||
(object1 && object2 && object1->orig == object2->orig))
|
||||
|
||||
#endif
|
||||
|
||||
#endif /* __LIBPERF_INTERNAL_RC_CHECK_H */
|
||||
|
@ -124,6 +124,14 @@ Options of *pipe*
|
||||
--loop=::
|
||||
Specify number of loops.
|
||||
|
||||
-G::
|
||||
--cgroups=::
|
||||
Names of cgroups for sender and receiver, separated by a comma.
|
||||
This is useful to check cgroup context switching overhead.
|
||||
Note that perf doesn't create nor delete the cgroups, so users should
|
||||
make sure that the cgroups exist and are accessible before use.
|
||||
|
||||
|
||||
Example of *pipe*
|
||||
^^^^^^^^^^^^^^^^^
|
||||
|
||||
@ -141,6 +149,17 @@ Example of *pipe*
|
||||
Total time:0.016 sec
|
||||
16.948000 usecs/op
|
||||
59004 ops/sec
|
||||
|
||||
% perf bench sched pipe -G AAA,BBB
|
||||
(executing 1000000 pipe operations between cgroups)
|
||||
# Running 'sched/pipe' benchmark:
|
||||
# Executed 1000000 pipe operations between two processes
|
||||
|
||||
Total time: 6.886 [sec]
|
||||
|
||||
6.886208 usecs/op
|
||||
145217 ops/sec
|
||||
|
||||
---------------------
|
||||
|
||||
SUITES FOR 'syscall'
|
||||
|
@ -8,7 +8,7 @@ perf-kwork - Tool to trace/measure kernel work properties (latencies)
|
||||
SYNOPSIS
|
||||
--------
|
||||
[verse]
|
||||
'perf kwork' {record}
|
||||
'perf kwork' {record|report|latency|timehist|top}
|
||||
|
||||
DESCRIPTION
|
||||
-----------
|
||||
@ -23,6 +23,8 @@ There are several variants of 'perf kwork':
|
||||
|
||||
'perf kwork timehist' provides an analysis of kernel work events.
|
||||
|
||||
'perf kwork top' to report the task cpu usage.
|
||||
|
||||
Example usage:
|
||||
perf kwork record -- sleep 1
|
||||
perf kwork report
|
||||
@ -30,6 +32,8 @@ There are several variants of 'perf kwork':
|
||||
perf kwork latency
|
||||
perf kwork latency -b
|
||||
perf kwork timehist
|
||||
perf kwork top
|
||||
perf kwork top -b
|
||||
|
||||
By default it shows the individual work events such as irq, workqeueu,
|
||||
including the run time and delay (time between raise and actually entry):
|
||||
@ -66,7 +70,7 @@ OPTIONS
|
||||
|
||||
-k::
|
||||
--kwork::
|
||||
List of kwork to profile (irq, softirq, workqueue, etc)
|
||||
List of kwork to profile (irq, softirq, workqueue, sched, etc)
|
||||
|
||||
-v::
|
||||
--verbose::
|
||||
@ -175,6 +179,36 @@ OPTIONS for 'perf kwork timehist'
|
||||
stop time is not given (i.e, time string is 'x.y,') then analysis goes
|
||||
to end of file.
|
||||
|
||||
OPTIONS for 'perf kwork top'
|
||||
---------------------------------
|
||||
|
||||
-b::
|
||||
--use-bpf::
|
||||
Use BPF to measure task cpu usage.
|
||||
|
||||
-C::
|
||||
--cpu::
|
||||
Only show events for the given CPU(s) (comma separated list).
|
||||
|
||||
-i::
|
||||
--input::
|
||||
Input file name. (default: perf.data unless stdin is a fifo)
|
||||
|
||||
-n::
|
||||
--name::
|
||||
Only show events for the given name.
|
||||
|
||||
-s::
|
||||
--sort::
|
||||
Sort by key(s): rate, runtime, tid
|
||||
|
||||
--time::
|
||||
Only analyze samples within given time window: <start>,<stop>. Times
|
||||
have the format seconds.microseconds. If start is not given (i.e., time
|
||||
string is ',x.y') then analysis starts at the beginning of the file. If
|
||||
stop time is not given (i.e, time string is 'x.y,') then analysis goes
|
||||
to end of file.
|
||||
|
||||
SEE ALSO
|
||||
--------
|
||||
linkperf:perf-record[1]
|
||||
|
@ -208,6 +208,13 @@ CONTENTION OPTIONS
|
||||
Show results using a CSV-style output to make it easy to import directly
|
||||
into spreadsheets. Columns are separated by the string specified in SEP.
|
||||
|
||||
--lock-cgroup::
|
||||
Show lock contention stat by cgroup. Requires --use-bpf.
|
||||
|
||||
-G::
|
||||
--cgroup-filter=<value>::
|
||||
Show lock contention only in the given cgroups (comma separated list).
|
||||
|
||||
|
||||
SEE ALSO
|
||||
--------
|
||||
|
@ -374,6 +374,9 @@ comma-separated list with no space: 0,1. Ranges of CPUs are specified with -: 0-
|
||||
In per-thread mode with inheritance mode on (default), samples are captured only when
|
||||
the thread executes on the designated CPUs. Default is to monitor all CPUs.
|
||||
|
||||
User space tasks can migrate between CPUs, so when tracing selected CPUs,
|
||||
a dummy event is created to track sideband for all CPUs.
|
||||
|
||||
-B::
|
||||
--no-buildid::
|
||||
Do not save the build ids of binaries in the perf.data files. This skips
|
||||
|
@ -216,12 +216,6 @@ ifeq ($(call get-executable,$(BISON)),)
|
||||
dummy := $(error Error: $(BISON) is missing on this system, please install it)
|
||||
endif
|
||||
|
||||
ifeq ($(BUILD_BPF_SKEL),1)
|
||||
ifeq ($(call get-executable,$(CLANG)),)
|
||||
dummy := $(error $(CLANG) is missing on this system, please install it to be able to build with BUILD_BPF_SKEL=1)
|
||||
endif
|
||||
endif
|
||||
|
||||
ifneq ($(OUTPUT),)
|
||||
ifeq ($(shell expr $(shell $(BISON) --version | grep bison | sed -e 's/.\+ \([0-9]\+\).\([0-9]\+\).\([0-9]\+\)/\1\2\3/g') \>\= 371), 1)
|
||||
BISON_FILE_PREFIX_MAP := --file-prefix-map=$(OUTPUT)=
|
||||
@ -530,6 +524,16 @@ ifdef CORESIGHT
|
||||
endif
|
||||
endif
|
||||
|
||||
ifndef NO_ZLIB
|
||||
ifeq ($(feature-zlib), 1)
|
||||
CFLAGS += -DHAVE_ZLIB_SUPPORT
|
||||
EXTLIBS += -lz
|
||||
$(call detected,CONFIG_ZLIB)
|
||||
else
|
||||
NO_ZLIB := 1
|
||||
endif
|
||||
endif
|
||||
|
||||
ifndef NO_LIBELF
|
||||
CFLAGS += -DHAVE_LIBELF_SUPPORT
|
||||
EXTLIBS += -lelf
|
||||
@ -571,22 +575,28 @@ ifndef NO_LIBELF
|
||||
|
||||
ifndef NO_LIBBPF
|
||||
ifeq ($(feature-bpf), 1)
|
||||
CFLAGS += -DHAVE_LIBBPF_SUPPORT
|
||||
$(call detected,CONFIG_LIBBPF)
|
||||
|
||||
# detecting libbpf without LIBBPF_DYNAMIC, so make VF=1 shows libbpf detection status
|
||||
$(call feature_check,libbpf)
|
||||
|
||||
ifdef LIBBPF_DYNAMIC
|
||||
ifeq ($(feature-libbpf), 1)
|
||||
EXTLIBS += -lbpf
|
||||
CFLAGS += -DHAVE_LIBBPF_SUPPORT
|
||||
$(call detected,CONFIG_LIBBPF)
|
||||
$(call detected,CONFIG_LIBBPF_DYNAMIC)
|
||||
else
|
||||
dummy := $(error Error: No libbpf devel library found or older than v1.0, please install/update libbpf-devel);
|
||||
endif
|
||||
else
|
||||
# Libbpf will be built as a static library from tools/lib/bpf.
|
||||
LIBBPF_STATIC := 1
|
||||
ifeq ($(NO_ZLIB), 1)
|
||||
dummy := $(warning Warning: Statically building libbpf not possible as zlib is missing)
|
||||
NO_LIBBPF := 1
|
||||
else
|
||||
# Libbpf will be built as a static library from tools/lib/bpf.
|
||||
LIBBPF_STATIC := 1
|
||||
$(call detected,CONFIG_LIBBPF)
|
||||
CFLAGS += -DHAVE_LIBBPF_SUPPORT
|
||||
endif
|
||||
endif
|
||||
endif
|
||||
endif # NO_LIBBPF
|
||||
@ -663,16 +673,43 @@ ifndef NO_LIBBPF
|
||||
endif
|
||||
endif
|
||||
|
||||
ifdef BUILD_BPF_SKEL
|
||||
$(call feature_check,clang-bpf-co-re)
|
||||
ifeq ($(feature-clang-bpf-co-re), 0)
|
||||
dummy := $(error Error: clang too old/not installed. Please install recent clang to build with BUILD_BPF_SKEL)
|
||||
endif
|
||||
ifndef BUILD_BPF_SKEL
|
||||
# BPF skeletons control a large number of perf features, by default
|
||||
# they are enabled.
|
||||
BUILD_BPF_SKEL := 1
|
||||
endif
|
||||
|
||||
ifeq ($(BUILD_BPF_SKEL),1)
|
||||
ifeq ($(filter -DHAVE_LIBBPF_SUPPORT, $(CFLAGS)),)
|
||||
dummy := $(error Error: BPF skeleton support requires libbpf)
|
||||
dummy := $(warning Warning: Disabled BPF skeletons as libbpf is required)
|
||||
BUILD_BPF_SKEL := 0
|
||||
else ifeq ($(filter -DHAVE_LIBELF_SUPPORT, $(CFLAGS)),)
|
||||
dummy := $(warning Warning: Disabled BPF skeletons as libelf is required by bpftool)
|
||||
BUILD_BPF_SKEL := 0
|
||||
else ifeq ($(filter -DHAVE_ZLIB_SUPPORT, $(CFLAGS)),)
|
||||
dummy := $(warning Warning: Disabled BPF skeletons as zlib is required by bpftool)
|
||||
BUILD_BPF_SKEL := 0
|
||||
else ifeq ($(call get-executable,$(CLANG)),)
|
||||
dummy := $(warning Warning: Disabled BPF skeletons as clang ($(CLANG)) is missing)
|
||||
BUILD_BPF_SKEL := 0
|
||||
else
|
||||
CLANG_VERSION := $(shell $(CLANG) --version | head -1 | sed 's/.*clang version \([[:digit:]]\+.[[:digit:]]\+.[[:digit:]]\+\).*/\1/g')
|
||||
ifeq ($(call version-lt3,$(CLANG_VERSION),12.0.1),1)
|
||||
dummy := $(warning Warning: Disabled BPF skeletons as reliable BTF generation needs at least $(CLANG) version 12.0.1)
|
||||
BUILD_BPF_SKEL := 0
|
||||
endif
|
||||
endif
|
||||
ifeq ($(BUILD_BPF_SKEL),1)
|
||||
$(call feature_check,clang-bpf-co-re)
|
||||
ifeq ($(feature-clang-bpf-co-re), 0)
|
||||
dummy := $(warning Warning: Disabled BPF skeletons as clang is too old)
|
||||
BUILD_BPF_SKEL := 0
|
||||
endif
|
||||
endif
|
||||
ifeq ($(BUILD_BPF_SKEL),1)
|
||||
$(call detected,CONFIG_PERF_BPF_SKEL)
|
||||
CFLAGS += -DHAVE_BPF_SKEL
|
||||
endif
|
||||
$(call detected,CONFIG_PERF_BPF_SKEL)
|
||||
CFLAGS += -DHAVE_BPF_SKEL
|
||||
endif
|
||||
|
||||
ifndef GEN_VMLINUX_H
|
||||
@ -946,16 +983,6 @@ ifndef NO_DEMANGLE
|
||||
endif
|
||||
endif
|
||||
|
||||
ifndef NO_ZLIB
|
||||
ifeq ($(feature-zlib), 1)
|
||||
CFLAGS += -DHAVE_ZLIB_SUPPORT
|
||||
EXTLIBS += -lz
|
||||
$(call detected,CONFIG_ZLIB)
|
||||
else
|
||||
NO_ZLIB := 1
|
||||
endif
|
||||
endif
|
||||
|
||||
ifndef NO_LZMA
|
||||
ifeq ($(feature-lzma), 1)
|
||||
CFLAGS += -DHAVE_LZMA_SUPPORT
|
||||
|
@ -69,6 +69,10 @@ include ../scripts/utilities.mak
|
||||
# Define NO_LIBDW_DWARF_UNWIND if you do not want libdw support
|
||||
# for dwarf backtrace post unwind.
|
||||
#
|
||||
# Define NO_LIBTRACEEVENT=1 if you don't want libtraceevent to be linked,
|
||||
# this will remove multiple features and tools, such as 'perf trace',
|
||||
# that need it to read tracefs event format files, etc.
|
||||
#
|
||||
# Define NO_PERF_READ_VDSO32 if you do not want to build perf-read-vdso32
|
||||
# for reading the 32-bit compatibility VDSO in 64-bit mode
|
||||
#
|
||||
@ -120,7 +124,7 @@ include ../scripts/utilities.mak
|
||||
#
|
||||
# Define NO_LIBDEBUGINFOD if you do not want support debuginfod
|
||||
#
|
||||
# Define BUILD_BPF_SKEL to enable BPF skeletons
|
||||
# Set BUILD_BPF_SKEL to 0 to override BUILD_BPF_SKEL and not build BPF skeletons
|
||||
#
|
||||
# Define BUILD_NONDISTRO to enable building an linking against libbfd and
|
||||
# libiberty distribution license incompatible libraries.
|
||||
@ -351,10 +355,13 @@ export PYTHON_EXTBUILD_LIB PYTHON_EXTBUILD_TMP
|
||||
|
||||
python-clean := $(call QUIET_CLEAN, python) $(RM) -r $(PYTHON_EXTBUILD) $(OUTPUT)python/perf*.so
|
||||
|
||||
# Use the detected configuration
|
||||
-include $(OUTPUT).config-detected
|
||||
|
||||
ifeq ($(CONFIG_LIBTRACEEVENT),y)
|
||||
PYTHON_EXT_SRCS := $(shell grep -v ^\# util/python-ext-sources)
|
||||
else
|
||||
PYTHON_EXT_SRCS := $(shell grep -v '^\#\|util/trace-event.c' util/python-ext-sources)
|
||||
PYTHON_EXT_SRCS := $(shell grep -v ^\#\\\|util/trace-event.c util/python-ext-sources)
|
||||
endif
|
||||
|
||||
PYTHON_EXT_DEPS := util/python-ext-sources util/setup.py $(LIBAPI)
|
||||
@ -1043,13 +1050,14 @@ SKELETONS += $(SKEL_OUT)/bperf_leader.skel.h $(SKEL_OUT)/bperf_follower.skel.h
|
||||
SKELETONS += $(SKEL_OUT)/bperf_cgroup.skel.h $(SKEL_OUT)/func_latency.skel.h
|
||||
SKELETONS += $(SKEL_OUT)/off_cpu.skel.h $(SKEL_OUT)/lock_contention.skel.h
|
||||
SKELETONS += $(SKEL_OUT)/kwork_trace.skel.h $(SKEL_OUT)/sample_filter.skel.h
|
||||
SKELETONS += $(SKEL_OUT)/kwork_top.skel.h
|
||||
SKELETONS += $(SKEL_OUT)/bench_uprobe.skel.h
|
||||
SKELETONS += $(SKEL_OUT)/augmented_raw_syscalls.skel.h
|
||||
|
||||
$(SKEL_TMP_OUT) $(LIBAPI_OUTPUT) $(LIBBPF_OUTPUT) $(LIBPERF_OUTPUT) $(LIBSUBCMD_OUTPUT) $(LIBSYMBOL_OUTPUT):
|
||||
$(Q)$(MKDIR) -p $@
|
||||
|
||||
ifdef BUILD_BPF_SKEL
|
||||
ifeq ($(CONFIG_PERF_BPF_SKEL),y)
|
||||
BPFTOOL := $(SKEL_TMP_OUT)/bootstrap/bpftool
|
||||
# Get Clang's default includes on this system, as opposed to those seen by
|
||||
# '--target=bpf'. This fixes "missing" files on some architectures/distros,
|
||||
@ -1127,11 +1135,11 @@ bpf-skel: $(SKELETONS)
|
||||
|
||||
.PRECIOUS: $(SKEL_TMP_OUT)/%.bpf.o
|
||||
|
||||
else # BUILD_BPF_SKEL
|
||||
else # CONFIG_PERF_BPF_SKEL
|
||||
|
||||
bpf-skel:
|
||||
|
||||
endif # BUILD_BPF_SKEL
|
||||
endif # CONFIG_PERF_BPF_SKEL
|
||||
|
||||
bpf-skel-clean:
|
||||
$(call QUIET_CLEAN, bpf-skel) $(RM) -r $(SKEL_TMP_OUT) $(SKELETONS)
|
||||
|
@ -205,8 +205,17 @@ static int cs_etm_validate_config(struct auxtrace_record *itr,
|
||||
for (i = 0; i < cpu__max_cpu().cpu; i++) {
|
||||
struct perf_cpu cpu = { .cpu = i, };
|
||||
|
||||
if (!perf_cpu_map__has(event_cpus, cpu) ||
|
||||
!perf_cpu_map__has(online_cpus, cpu))
|
||||
/*
|
||||
* In per-cpu case, do the validation for CPUs to work with.
|
||||
* In per-thread case, the CPU map is empty. Since the traced
|
||||
* program can run on any CPUs in this case, thus don't skip
|
||||
* validation.
|
||||
*/
|
||||
if (!perf_cpu_map__empty(event_cpus) &&
|
||||
!perf_cpu_map__has(event_cpus, cpu))
|
||||
continue;
|
||||
|
||||
if (!perf_cpu_map__has(online_cpus, cpu))
|
||||
continue;
|
||||
|
||||
err = cs_etm_validate_context_id(itr, evsel, i);
|
||||
@ -433,6 +442,15 @@ static int cs_etm_recording_options(struct auxtrace_record *itr,
|
||||
"contextid", 1);
|
||||
}
|
||||
|
||||
/*
|
||||
* When the option '--timestamp' or '-T' is enabled, the PERF_SAMPLE_TIME
|
||||
* bit is set for all events. In this case, always enable Arm CoreSight
|
||||
* timestamp tracing.
|
||||
*/
|
||||
if (opts->sample_time_set)
|
||||
evsel__set_config_if_unset(cs_etm_pmu, cs_etm_evsel,
|
||||
"timestamp", 1);
|
||||
|
||||
/* Add dummy event to keep tracking */
|
||||
err = parse_event(evlist, "dummy:u");
|
||||
if (err)
|
||||
@ -917,16 +935,9 @@ out:
|
||||
* (CFG_CHG and evsel__set_config_if_unset()). If no default is set then user
|
||||
* changes aren't tracked.
|
||||
*/
|
||||
struct perf_event_attr *
|
||||
cs_etm_get_default_config(struct perf_pmu *pmu __maybe_unused)
|
||||
void
|
||||
cs_etm_get_default_config(const struct perf_pmu *pmu __maybe_unused,
|
||||
struct perf_event_attr *attr)
|
||||
{
|
||||
struct perf_event_attr *attr;
|
||||
|
||||
attr = zalloc(sizeof(struct perf_event_attr));
|
||||
if (!attr)
|
||||
return NULL;
|
||||
|
||||
attr->sample_period = 1;
|
||||
|
||||
return attr;
|
||||
}
|
||||
|
@ -14,22 +14,22 @@
|
||||
#include "../../../util/pmu.h"
|
||||
#include "../../../util/cs-etm.h"
|
||||
|
||||
struct perf_event_attr
|
||||
*perf_pmu__get_default_config(struct perf_pmu *pmu __maybe_unused)
|
||||
void perf_pmu__arch_init(struct perf_pmu *pmu __maybe_unused)
|
||||
{
|
||||
#ifdef HAVE_AUXTRACE_SUPPORT
|
||||
if (!strcmp(pmu->name, CORESIGHT_ETM_PMU_NAME)) {
|
||||
/* add ETM default config here */
|
||||
pmu->selectable = true;
|
||||
return cs_etm_get_default_config(pmu);
|
||||
pmu->perf_event_attr_init_default = cs_etm_get_default_config;
|
||||
#if defined(__aarch64__)
|
||||
} else if (strstarts(pmu->name, ARM_SPE_PMU_NAME)) {
|
||||
return arm_spe_pmu_default_config(pmu);
|
||||
pmu->selectable = true;
|
||||
pmu->is_uncore = false;
|
||||
pmu->perf_event_attr_init_default = arm_spe_pmu_default_config;
|
||||
} else if (strstarts(pmu->name, HISI_PTT_PMU_NAME)) {
|
||||
pmu->selectable = true;
|
||||
#endif
|
||||
}
|
||||
|
||||
#endif
|
||||
return NULL;
|
||||
}
|
||||
|
@ -113,6 +113,25 @@ arm_spe_snapshot_resolve_auxtrace_defaults(struct record_opts *opts,
|
||||
}
|
||||
}
|
||||
|
||||
static __u64 arm_spe_pmu__sample_period(const struct perf_pmu *arm_spe_pmu)
|
||||
{
|
||||
static __u64 sample_period;
|
||||
|
||||
if (sample_period)
|
||||
return sample_period;
|
||||
|
||||
/*
|
||||
* If kernel driver doesn't advertise a minimum,
|
||||
* use max allowable by PMSIDR_EL1.INTERVAL
|
||||
*/
|
||||
if (perf_pmu__scan_file(arm_spe_pmu, "caps/min_interval", "%llu",
|
||||
&sample_period) != 1) {
|
||||
pr_debug("arm_spe driver doesn't advertise a min. interval. Using 4096\n");
|
||||
sample_period = 4096;
|
||||
}
|
||||
return sample_period;
|
||||
}
|
||||
|
||||
static int arm_spe_recording_options(struct auxtrace_record *itr,
|
||||
struct evlist *evlist,
|
||||
struct record_opts *opts)
|
||||
@ -136,7 +155,7 @@ static int arm_spe_recording_options(struct auxtrace_record *itr,
|
||||
return -EINVAL;
|
||||
}
|
||||
evsel->core.attr.freq = 0;
|
||||
evsel->core.attr.sample_period = arm_spe_pmu->default_config->sample_period;
|
||||
evsel->core.attr.sample_period = arm_spe_pmu__sample_period(arm_spe_pmu);
|
||||
evsel->needs_auxtrace_mmap = true;
|
||||
arm_spe_evsel = evsel;
|
||||
opts->full_auxtrace = true;
|
||||
@ -495,29 +514,8 @@ struct auxtrace_record *arm_spe_recording_init(int *err,
|
||||
return &sper->itr;
|
||||
}
|
||||
|
||||
struct perf_event_attr
|
||||
*arm_spe_pmu_default_config(struct perf_pmu *arm_spe_pmu)
|
||||
void
|
||||
arm_spe_pmu_default_config(const struct perf_pmu *arm_spe_pmu, struct perf_event_attr *attr)
|
||||
{
|
||||
struct perf_event_attr *attr;
|
||||
|
||||
attr = zalloc(sizeof(struct perf_event_attr));
|
||||
if (!attr) {
|
||||
pr_err("arm_spe default config cannot allocate a perf_event_attr\n");
|
||||
return NULL;
|
||||
}
|
||||
|
||||
/*
|
||||
* If kernel driver doesn't advertise a minimum,
|
||||
* use max allowable by PMSIDR_EL1.INTERVAL
|
||||
*/
|
||||
if (perf_pmu__scan_file(arm_spe_pmu, "caps/min_interval", "%llu",
|
||||
&attr->sample_period) != 1) {
|
||||
pr_debug("arm_spe driver doesn't advertise a min. interval. Using 4096\n");
|
||||
attr->sample_period = 4096;
|
||||
}
|
||||
|
||||
arm_spe_pmu->selectable = true;
|
||||
arm_spe_pmu->is_uncore = false;
|
||||
|
||||
return attr;
|
||||
attr->sample_period = arm_spe_pmu__sample_period(arm_spe_pmu);
|
||||
}
|
||||
|
@ -10,29 +10,25 @@
|
||||
|
||||
const struct pmu_metrics_table *pmu_metrics_table__find(void)
|
||||
{
|
||||
struct perf_pmu *pmu = pmu__find_core_pmu();
|
||||
struct perf_pmu *pmu;
|
||||
|
||||
/* Metrics aren't currently supported on heterogeneous Arm systems */
|
||||
if (perf_pmus__num_core_pmus() > 1)
|
||||
return NULL;
|
||||
|
||||
/* Doesn't matter which one here because they'll all be the same */
|
||||
pmu = perf_pmus__find_core_pmu();
|
||||
if (pmu)
|
||||
return perf_pmu__find_metrics_table(pmu);
|
||||
|
||||
return NULL;
|
||||
}
|
||||
|
||||
const struct pmu_events_table *pmu_events_table__find(void)
|
||||
{
|
||||
struct perf_pmu *pmu = pmu__find_core_pmu();
|
||||
|
||||
if (pmu)
|
||||
return perf_pmu__find_events_table(pmu);
|
||||
|
||||
return NULL;
|
||||
}
|
||||
|
||||
double perf_pmu__cpu_slots_per_cycle(void)
|
||||
{
|
||||
char path[PATH_MAX];
|
||||
unsigned long long slots = 0;
|
||||
struct perf_pmu *pmu = pmu__find_core_pmu();
|
||||
struct perf_pmu *pmu = perf_pmus__find_core_pmu();
|
||||
|
||||
if (pmu) {
|
||||
perf_pmu__pathname_scnprintf(path, sizeof(path),
|
||||
|
@ -34,7 +34,7 @@ get_cpuid_str(struct perf_pmu *pmu __maybe_unused)
|
||||
{
|
||||
char *bufp;
|
||||
|
||||
if (asprintf(&bufp, "%.8lx", mfspr(SPRN_PVR)) < 0)
|
||||
if (asprintf(&bufp, "0x%.8lx", mfspr(SPRN_PVR)) < 0)
|
||||
bufp = NULL;
|
||||
|
||||
return bufp;
|
||||
|
@ -13,11 +13,10 @@
|
||||
#define S390_PMUPAI_EXT "pai_ext"
|
||||
#define S390_PMUCPUM_CF "cpum_cf"
|
||||
|
||||
struct perf_event_attr *perf_pmu__get_default_config(struct perf_pmu *pmu)
|
||||
void perf_pmu__arch_init(struct perf_pmu *pmu)
|
||||
{
|
||||
if (!strcmp(pmu->name, S390_PMUPAI_CRYPTO) ||
|
||||
!strcmp(pmu->name, S390_PMUPAI_EXT) ||
|
||||
!strcmp(pmu->name, S390_PMUCPUM_CF))
|
||||
pmu->selectable = true;
|
||||
return NULL;
|
||||
}
|
||||
|
@ -74,12 +74,15 @@ static struct ins x86__instructions[] = {
|
||||
{ .name = "movdqa", .ops = &mov_ops, },
|
||||
{ .name = "movdqu", .ops = &mov_ops, },
|
||||
{ .name = "movsd", .ops = &mov_ops, },
|
||||
{ .name = "movslq", .ops = &mov_ops, },
|
||||
{ .name = "movss", .ops = &mov_ops, },
|
||||
{ .name = "movsb", .ops = &mov_ops, },
|
||||
{ .name = "movsw", .ops = &mov_ops, },
|
||||
{ .name = "movsl", .ops = &mov_ops, },
|
||||
{ .name = "movupd", .ops = &mov_ops, },
|
||||
{ .name = "movups", .ops = &mov_ops, },
|
||||
{ .name = "movzbl", .ops = &mov_ops, },
|
||||
{ .name = "movzwl", .ops = &mov_ops, },
|
||||
{ .name = "movzb", .ops = &mov_ops, },
|
||||
{ .name = "movzw", .ops = &mov_ops, },
|
||||
{ .name = "movzl", .ops = &mov_ops, },
|
||||
{ .name = "mulsd", .ops = &mov_ops, },
|
||||
{ .name = "mulss", .ops = &mov_ops, },
|
||||
{ .name = "nop", .ops = &nop_ops, },
|
||||
|
@ -60,36 +60,31 @@ struct intel_pt_recording {
|
||||
size_t priv_size;
|
||||
};
|
||||
|
||||
static int intel_pt_parse_terms_with_default(struct perf_pmu *pmu,
|
||||
static int intel_pt_parse_terms_with_default(const struct perf_pmu *pmu,
|
||||
const char *str,
|
||||
u64 *config)
|
||||
{
|
||||
struct list_head *terms;
|
||||
struct parse_events_terms terms;
|
||||
struct perf_event_attr attr = { .size = 0, };
|
||||
int err;
|
||||
|
||||
terms = malloc(sizeof(struct list_head));
|
||||
if (!terms)
|
||||
return -ENOMEM;
|
||||
|
||||
INIT_LIST_HEAD(terms);
|
||||
|
||||
err = parse_events_terms(terms, str, /*input=*/ NULL);
|
||||
parse_events_terms__init(&terms);
|
||||
err = parse_events_terms(&terms, str, /*input=*/ NULL);
|
||||
if (err)
|
||||
goto out_free;
|
||||
|
||||
attr.config = *config;
|
||||
err = perf_pmu__config_terms(pmu, &attr, terms, /*zero=*/true, /*err=*/NULL);
|
||||
err = perf_pmu__config_terms(pmu, &attr, &terms, /*zero=*/true, /*err=*/NULL);
|
||||
if (err)
|
||||
goto out_free;
|
||||
|
||||
*config = attr.config;
|
||||
out_free:
|
||||
parse_events_terms__delete(terms);
|
||||
parse_events_terms__exit(&terms);
|
||||
return err;
|
||||
}
|
||||
|
||||
static int intel_pt_parse_terms(struct perf_pmu *pmu, const char *str, u64 *config)
|
||||
static int intel_pt_parse_terms(const struct perf_pmu *pmu, const char *str, u64 *config)
|
||||
{
|
||||
*config = 0;
|
||||
return intel_pt_parse_terms_with_default(pmu, str, config);
|
||||
@ -182,7 +177,7 @@ static int intel_pt_pick_bit(int bits, int target)
|
||||
return pick;
|
||||
}
|
||||
|
||||
static u64 intel_pt_default_config(struct perf_pmu *intel_pt_pmu)
|
||||
static u64 intel_pt_default_config(const struct perf_pmu *intel_pt_pmu)
|
||||
{
|
||||
char buf[256];
|
||||
int mtc, mtc_periods = 0, mtc_period;
|
||||
@ -261,20 +256,17 @@ static int intel_pt_parse_snapshot_options(struct auxtrace_record *itr,
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct perf_event_attr *
|
||||
intel_pt_pmu_default_config(struct perf_pmu *intel_pt_pmu)
|
||||
void intel_pt_pmu_default_config(const struct perf_pmu *intel_pt_pmu,
|
||||
struct perf_event_attr *attr)
|
||||
{
|
||||
struct perf_event_attr *attr;
|
||||
static u64 config;
|
||||
static bool initialized;
|
||||
|
||||
attr = zalloc(sizeof(struct perf_event_attr));
|
||||
if (!attr)
|
||||
return NULL;
|
||||
|
||||
attr->config = intel_pt_default_config(intel_pt_pmu);
|
||||
|
||||
intel_pt_pmu->selectable = true;
|
||||
|
||||
return attr;
|
||||
if (!initialized) {
|
||||
config = intel_pt_default_config(intel_pt_pmu);
|
||||
initialized = true;
|
||||
}
|
||||
attr->config = config;
|
||||
}
|
||||
|
||||
static const char *intel_pt_find_filter(struct evlist *evlist,
|
||||
|
@ -17,158 +17,19 @@
|
||||
#include "../../../util/pmus.h"
|
||||
#include "env.h"
|
||||
|
||||
struct pmu_alias {
|
||||
char *name;
|
||||
char *alias;
|
||||
struct list_head list;
|
||||
};
|
||||
|
||||
static LIST_HEAD(pmu_alias_name_list);
|
||||
static bool cached_list;
|
||||
|
||||
struct perf_event_attr *perf_pmu__get_default_config(struct perf_pmu *pmu __maybe_unused)
|
||||
void perf_pmu__arch_init(struct perf_pmu *pmu __maybe_unused)
|
||||
{
|
||||
#ifdef HAVE_AUXTRACE_SUPPORT
|
||||
if (!strcmp(pmu->name, INTEL_PT_PMU_NAME)) {
|
||||
pmu->auxtrace = true;
|
||||
return intel_pt_pmu_default_config(pmu);
|
||||
pmu->selectable = true;
|
||||
pmu->perf_event_attr_init_default = intel_pt_pmu_default_config;
|
||||
}
|
||||
if (!strcmp(pmu->name, INTEL_BTS_PMU_NAME)) {
|
||||
pmu->auxtrace = true;
|
||||
pmu->selectable = true;
|
||||
}
|
||||
#endif
|
||||
return NULL;
|
||||
}
|
||||
|
||||
static void pmu_alias__delete(struct pmu_alias *pmu_alias)
|
||||
{
|
||||
if (!pmu_alias)
|
||||
return;
|
||||
|
||||
zfree(&pmu_alias->name);
|
||||
zfree(&pmu_alias->alias);
|
||||
free(pmu_alias);
|
||||
}
|
||||
|
||||
static struct pmu_alias *pmu_alias__new(char *name, char *alias)
|
||||
{
|
||||
struct pmu_alias *pmu_alias = zalloc(sizeof(*pmu_alias));
|
||||
|
||||
if (pmu_alias) {
|
||||
pmu_alias->name = strdup(name);
|
||||
if (!pmu_alias->name)
|
||||
goto out_delete;
|
||||
|
||||
pmu_alias->alias = strdup(alias);
|
||||
if (!pmu_alias->alias)
|
||||
goto out_delete;
|
||||
}
|
||||
return pmu_alias;
|
||||
|
||||
out_delete:
|
||||
pmu_alias__delete(pmu_alias);
|
||||
return NULL;
|
||||
}
|
||||
|
||||
static int setup_pmu_alias_list(void)
|
||||
{
|
||||
int fd, dirfd;
|
||||
DIR *dir;
|
||||
struct dirent *dent;
|
||||
struct pmu_alias *pmu_alias;
|
||||
char buf[MAX_PMU_NAME_LEN];
|
||||
FILE *file;
|
||||
int ret = -ENOMEM;
|
||||
|
||||
dirfd = perf_pmu__event_source_devices_fd();
|
||||
if (dirfd < 0)
|
||||
return -1;
|
||||
|
||||
dir = fdopendir(dirfd);
|
||||
if (!dir)
|
||||
return -errno;
|
||||
|
||||
while ((dent = readdir(dir))) {
|
||||
if (!strcmp(dent->d_name, ".") ||
|
||||
!strcmp(dent->d_name, ".."))
|
||||
continue;
|
||||
|
||||
fd = perf_pmu__pathname_fd(dirfd, dent->d_name, "alias", O_RDONLY);
|
||||
if (fd < 0)
|
||||
continue;
|
||||
|
||||
file = fdopen(fd, "r");
|
||||
if (!file)
|
||||
continue;
|
||||
|
||||
if (!fgets(buf, sizeof(buf), file)) {
|
||||
fclose(file);
|
||||
continue;
|
||||
}
|
||||
|
||||
fclose(file);
|
||||
|
||||
/* Remove the last '\n' */
|
||||
buf[strlen(buf) - 1] = 0;
|
||||
|
||||
pmu_alias = pmu_alias__new(dent->d_name, buf);
|
||||
if (!pmu_alias)
|
||||
goto close_dir;
|
||||
|
||||
list_add_tail(&pmu_alias->list, &pmu_alias_name_list);
|
||||
}
|
||||
|
||||
ret = 0;
|
||||
|
||||
close_dir:
|
||||
closedir(dir);
|
||||
return ret;
|
||||
}
|
||||
|
||||
static const char *__pmu_find_real_name(const char *name)
|
||||
{
|
||||
struct pmu_alias *pmu_alias;
|
||||
|
||||
list_for_each_entry(pmu_alias, &pmu_alias_name_list, list) {
|
||||
if (!strcmp(name, pmu_alias->alias))
|
||||
return pmu_alias->name;
|
||||
}
|
||||
|
||||
return name;
|
||||
}
|
||||
|
||||
const char *pmu_find_real_name(const char *name)
|
||||
{
|
||||
if (cached_list)
|
||||
return __pmu_find_real_name(name);
|
||||
|
||||
setup_pmu_alias_list();
|
||||
cached_list = true;
|
||||
|
||||
return __pmu_find_real_name(name);
|
||||
}
|
||||
|
||||
static const char *__pmu_find_alias_name(const char *name)
|
||||
{
|
||||
struct pmu_alias *pmu_alias;
|
||||
|
||||
list_for_each_entry(pmu_alias, &pmu_alias_name_list, list) {
|
||||
if (!strcmp(name, pmu_alias->name))
|
||||
return pmu_alias->alias;
|
||||
}
|
||||
return NULL;
|
||||
}
|
||||
|
||||
const char *pmu_find_alias_name(const char *name)
|
||||
{
|
||||
if (cached_list)
|
||||
return __pmu_find_alias_name(name);
|
||||
|
||||
setup_pmu_alias_list();
|
||||
cached_list = true;
|
||||
|
||||
return __pmu_find_alias_name(name);
|
||||
}
|
||||
|
||||
int perf_pmus__num_mem_pmus(void)
|
||||
|
@ -36,6 +36,7 @@ static bool use_pipes = false;
|
||||
static unsigned int nr_loops = 100;
|
||||
static bool thread_mode = false;
|
||||
static unsigned int num_groups = 10;
|
||||
static unsigned int total_children = 0;
|
||||
static struct list_head sender_contexts = LIST_HEAD_INIT(sender_contexts);
|
||||
static struct list_head receiver_contexts = LIST_HEAD_INIT(receiver_contexts);
|
||||
|
||||
@ -55,6 +56,13 @@ struct receiver_context {
|
||||
int wakefd;
|
||||
};
|
||||
|
||||
union messaging_worker {
|
||||
pthread_t thread;
|
||||
pid_t pid;
|
||||
};
|
||||
|
||||
static union messaging_worker *worker_tab;
|
||||
|
||||
static void fdpair(int fds[2])
|
||||
{
|
||||
if (use_pipes) {
|
||||
@ -98,7 +106,7 @@ static void *sender(struct sender_context *ctx)
|
||||
|
||||
again:
|
||||
ret = write(ctx->out_fds[j], data + done,
|
||||
sizeof(data)-done);
|
||||
sizeof(data) - done);
|
||||
if (ret < 0)
|
||||
err(EXIT_FAILURE, "SENDER: write");
|
||||
done += ret;
|
||||
@ -139,30 +147,12 @@ again:
|
||||
return NULL;
|
||||
}
|
||||
|
||||
static pthread_t create_worker(void *ctx, void *(*func)(void *))
|
||||
static void create_thread_worker(union messaging_worker *worker,
|
||||
void *ctx, void *(*func)(void *))
|
||||
{
|
||||
pthread_attr_t attr;
|
||||
pthread_t childid;
|
||||
int ret;
|
||||
|
||||
if (!thread_mode) {
|
||||
/* process mode */
|
||||
/* Fork the receiver. */
|
||||
switch (fork()) {
|
||||
case -1:
|
||||
err(EXIT_FAILURE, "fork()");
|
||||
break;
|
||||
case 0:
|
||||
(*func) (ctx);
|
||||
exit(0);
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
return (pthread_t)0;
|
||||
}
|
||||
|
||||
if (pthread_attr_init(&attr) != 0)
|
||||
err(EXIT_FAILURE, "pthread_attr_init:");
|
||||
|
||||
@ -171,15 +161,37 @@ static pthread_t create_worker(void *ctx, void *(*func)(void *))
|
||||
err(EXIT_FAILURE, "pthread_attr_setstacksize");
|
||||
#endif
|
||||
|
||||
ret = pthread_create(&childid, &attr, func, ctx);
|
||||
ret = pthread_create(&worker->thread, &attr, func, ctx);
|
||||
if (ret != 0)
|
||||
err(EXIT_FAILURE, "pthread_create failed");
|
||||
|
||||
pthread_attr_destroy(&attr);
|
||||
return childid;
|
||||
}
|
||||
|
||||
static void reap_worker(pthread_t id)
|
||||
static void create_process_worker(union messaging_worker *worker,
|
||||
void *ctx, void *(*func)(void *))
|
||||
{
|
||||
/* Fork the receiver. */
|
||||
worker->pid = fork();
|
||||
|
||||
if (worker->pid == -1) {
|
||||
err(EXIT_FAILURE, "fork()");
|
||||
} else if (worker->pid == 0) {
|
||||
(*func) (ctx);
|
||||
exit(0);
|
||||
}
|
||||
}
|
||||
|
||||
static void create_worker(union messaging_worker *worker,
|
||||
void *ctx, void *(*func)(void *))
|
||||
{
|
||||
if (!thread_mode)
|
||||
return create_process_worker(worker, ctx, func);
|
||||
else
|
||||
return create_thread_worker(worker, ctx, func);
|
||||
}
|
||||
|
||||
static void reap_worker(union messaging_worker *worker)
|
||||
{
|
||||
int proc_status;
|
||||
void *thread_status;
|
||||
@ -190,19 +202,19 @@ static void reap_worker(pthread_t id)
|
||||
if (!WIFEXITED(proc_status))
|
||||
exit(1);
|
||||
} else {
|
||||
pthread_join(id, &thread_status);
|
||||
pthread_join(worker->thread, &thread_status);
|
||||
}
|
||||
}
|
||||
|
||||
/* One group of senders and receivers */
|
||||
static unsigned int group(pthread_t *pth,
|
||||
static unsigned int group(union messaging_worker *worker,
|
||||
unsigned int num_fds,
|
||||
int ready_out,
|
||||
int wakefd)
|
||||
{
|
||||
unsigned int i;
|
||||
struct sender_context *snd_ctx = malloc(sizeof(struct sender_context)
|
||||
+ num_fds * sizeof(int));
|
||||
struct sender_context *snd_ctx = malloc(sizeof(struct sender_context) +
|
||||
num_fds * sizeof(int));
|
||||
|
||||
if (!snd_ctx)
|
||||
err(EXIT_FAILURE, "malloc()");
|
||||
@ -226,7 +238,7 @@ static unsigned int group(pthread_t *pth,
|
||||
ctx->ready_out = ready_out;
|
||||
ctx->wakefd = wakefd;
|
||||
|
||||
pth[i] = create_worker(ctx, (void *)receiver);
|
||||
create_worker(worker + i, ctx, (void *)receiver);
|
||||
|
||||
snd_ctx->out_fds[i] = fds[1];
|
||||
if (!thread_mode)
|
||||
@ -239,7 +251,7 @@ static unsigned int group(pthread_t *pth,
|
||||
snd_ctx->wakefd = wakefd;
|
||||
snd_ctx->num_fds = num_fds;
|
||||
|
||||
pth[num_fds+i] = create_worker(snd_ctx, (void *)sender);
|
||||
create_worker(worker + num_fds + i, snd_ctx, (void *)sender);
|
||||
}
|
||||
|
||||
/* Close the fds we have left */
|
||||
@ -251,6 +263,17 @@ static unsigned int group(pthread_t *pth,
|
||||
return num_fds * 2;
|
||||
}
|
||||
|
||||
static void sig_handler(int sig __maybe_unused)
|
||||
{
|
||||
unsigned int i;
|
||||
|
||||
/*
|
||||
* When exit abnormally, kill all forked child processes.
|
||||
*/
|
||||
for (i = 0; i < total_children; i++)
|
||||
kill(worker_tab[i].pid, SIGKILL);
|
||||
}
|
||||
|
||||
static const struct option options[] = {
|
||||
OPT_BOOLEAN('p', "pipe", &use_pipes,
|
||||
"Use pipe() instead of socketpair()"),
|
||||
@ -268,27 +291,30 @@ static const char * const bench_sched_message_usage[] = {
|
||||
|
||||
int bench_sched_messaging(int argc, const char **argv)
|
||||
{
|
||||
unsigned int i, total_children;
|
||||
unsigned int i;
|
||||
struct timeval start, stop, diff;
|
||||
unsigned int num_fds = 20;
|
||||
int readyfds[2], wakefds[2];
|
||||
char dummy;
|
||||
pthread_t *pth_tab;
|
||||
struct sender_context *pos, *n;
|
||||
|
||||
argc = parse_options(argc, argv, options,
|
||||
bench_sched_message_usage, 0);
|
||||
|
||||
pth_tab = malloc(num_fds * 2 * num_groups * sizeof(pthread_t));
|
||||
if (!pth_tab)
|
||||
worker_tab = malloc(num_fds * 2 * num_groups * sizeof(union messaging_worker));
|
||||
if (!worker_tab)
|
||||
err(EXIT_FAILURE, "main:malloc()");
|
||||
|
||||
fdpair(readyfds);
|
||||
fdpair(wakefds);
|
||||
|
||||
total_children = 0;
|
||||
if (!thread_mode) {
|
||||
signal(SIGINT, sig_handler);
|
||||
signal(SIGTERM, sig_handler);
|
||||
}
|
||||
|
||||
for (i = 0; i < num_groups; i++)
|
||||
total_children += group(pth_tab+total_children, num_fds,
|
||||
total_children += group(worker_tab + total_children, num_fds,
|
||||
readyfds[1], wakefds[0]);
|
||||
|
||||
/* Wait for everyone to be ready */
|
||||
@ -304,7 +330,7 @@ int bench_sched_messaging(int argc, const char **argv)
|
||||
|
||||
/* Reap them all */
|
||||
for (i = 0; i < total_children; i++)
|
||||
reap_worker(pth_tab[i]);
|
||||
reap_worker(worker_tab + i);
|
||||
|
||||
gettimeofday(&stop, NULL);
|
||||
|
||||
@ -332,7 +358,7 @@ int bench_sched_messaging(int argc, const char **argv)
|
||||
break;
|
||||
}
|
||||
|
||||
free(pth_tab);
|
||||
free(worker_tab);
|
||||
list_for_each_entry_safe(pos, n, &sender_contexts, list) {
|
||||
list_del_init(&pos->list);
|
||||
free(pos);
|
||||
|
@ -10,7 +10,9 @@
|
||||
* Ported to perf by Hitoshi Mitake <mitake@dcl.info.waseda.ac.jp>
|
||||
*/
|
||||
#include <subcmd/parse-options.h>
|
||||
#include <api/fs/fs.h>
|
||||
#include "bench.h"
|
||||
#include "util/cgroup.h"
|
||||
|
||||
#include <unistd.h>
|
||||
#include <stdio.h>
|
||||
@ -19,6 +21,7 @@
|
||||
#include <sys/wait.h>
|
||||
#include <string.h>
|
||||
#include <errno.h>
|
||||
#include <fcntl.h>
|
||||
#include <assert.h>
|
||||
#include <sys/time.h>
|
||||
#include <sys/types.h>
|
||||
@ -31,6 +34,7 @@ struct thread_data {
|
||||
int nr;
|
||||
int pipe_read;
|
||||
int pipe_write;
|
||||
bool cgroup_failed;
|
||||
pthread_t pthread;
|
||||
};
|
||||
|
||||
@ -40,9 +44,48 @@ static int loops = LOOPS_DEFAULT;
|
||||
/* Use processes by default: */
|
||||
static bool threaded;
|
||||
|
||||
static char *cgrp_names[2];
|
||||
static struct cgroup *cgrps[2];
|
||||
|
||||
static int parse_two_cgroups(const struct option *opt __maybe_unused,
|
||||
const char *str, int unset __maybe_unused)
|
||||
{
|
||||
char *p = strdup(str);
|
||||
char *q;
|
||||
int ret = -1;
|
||||
|
||||
if (p == NULL) {
|
||||
fprintf(stderr, "memory allocation failure\n");
|
||||
return -1;
|
||||
}
|
||||
|
||||
q = strchr(p, ',');
|
||||
if (q == NULL) {
|
||||
fprintf(stderr, "it should have two cgroup names: %s\n", p);
|
||||
goto out;
|
||||
}
|
||||
*q = '\0';
|
||||
|
||||
cgrp_names[0] = strdup(p);
|
||||
cgrp_names[1] = strdup(q + 1);
|
||||
|
||||
if (cgrp_names[0] == NULL || cgrp_names[1] == NULL) {
|
||||
fprintf(stderr, "memory allocation failure\n");
|
||||
goto out;
|
||||
}
|
||||
ret = 0;
|
||||
|
||||
out:
|
||||
free(p);
|
||||
return ret;
|
||||
}
|
||||
|
||||
static const struct option options[] = {
|
||||
OPT_INTEGER('l', "loop", &loops, "Specify number of loops"),
|
||||
OPT_BOOLEAN('T', "threaded", &threaded, "Specify threads/process based task setup"),
|
||||
OPT_CALLBACK('G', "cgroups", NULL, "SEND,RECV",
|
||||
"Put sender and receivers in given cgroups",
|
||||
parse_two_cgroups),
|
||||
OPT_END()
|
||||
};
|
||||
|
||||
@ -51,12 +94,89 @@ static const char * const bench_sched_pipe_usage[] = {
|
||||
NULL
|
||||
};
|
||||
|
||||
static int enter_cgroup(int nr)
|
||||
{
|
||||
char buf[32];
|
||||
int fd, len, ret;
|
||||
int saved_errno;
|
||||
struct cgroup *cgrp;
|
||||
pid_t pid;
|
||||
|
||||
if (cgrp_names[nr] == NULL)
|
||||
return 0;
|
||||
|
||||
if (cgrps[nr] == NULL) {
|
||||
cgrps[nr] = cgroup__new(cgrp_names[nr], /*do_open=*/true);
|
||||
if (cgrps[nr] == NULL)
|
||||
goto err;
|
||||
}
|
||||
cgrp = cgrps[nr];
|
||||
|
||||
if (threaded)
|
||||
pid = syscall(__NR_gettid);
|
||||
else
|
||||
pid = getpid();
|
||||
|
||||
snprintf(buf, sizeof(buf), "%d\n", pid);
|
||||
len = strlen(buf);
|
||||
|
||||
/* try cgroup v2 interface first */
|
||||
if (threaded)
|
||||
fd = openat(cgrp->fd, "cgroup.threads", O_WRONLY);
|
||||
else
|
||||
fd = openat(cgrp->fd, "cgroup.procs", O_WRONLY);
|
||||
|
||||
/* try cgroup v1 if failed */
|
||||
if (fd < 0 && errno == ENOENT)
|
||||
fd = openat(cgrp->fd, "tasks", O_WRONLY);
|
||||
|
||||
if (fd < 0)
|
||||
goto err;
|
||||
|
||||
ret = write(fd, buf, len);
|
||||
close(fd);
|
||||
|
||||
if (ret != len) {
|
||||
printf("Cannot enter to cgroup: %s\n", cgrp->name);
|
||||
return -1;
|
||||
}
|
||||
return 0;
|
||||
|
||||
err:
|
||||
saved_errno = errno;
|
||||
printf("Failed to open cgroup file in %s\n", cgrp_names[nr]);
|
||||
|
||||
if (saved_errno == ENOENT) {
|
||||
char mnt[PATH_MAX];
|
||||
|
||||
if (cgroupfs_find_mountpoint(mnt, sizeof(mnt), "perf_event") == 0)
|
||||
printf(" Hint: create the cgroup first, like 'mkdir %s/%s'\n",
|
||||
mnt, cgrp_names[nr]);
|
||||
} else if (saved_errno == EACCES && geteuid() > 0) {
|
||||
printf(" Hint: try to run as root\n");
|
||||
}
|
||||
|
||||
return -1;
|
||||
}
|
||||
|
||||
static void exit_cgroup(int nr)
|
||||
{
|
||||
cgroup__put(cgrps[nr]);
|
||||
free(cgrp_names[nr]);
|
||||
}
|
||||
|
||||
static void *worker_thread(void *__tdata)
|
||||
{
|
||||
struct thread_data *td = __tdata;
|
||||
int m = 0, i;
|
||||
int ret;
|
||||
|
||||
ret = enter_cgroup(td->nr);
|
||||
if (ret < 0) {
|
||||
td->cgroup_failed = true;
|
||||
return NULL;
|
||||
}
|
||||
|
||||
for (i = 0; i < loops; i++) {
|
||||
if (!td->nr) {
|
||||
ret = read(td->pipe_read, &m, sizeof(int));
|
||||
@ -76,7 +196,8 @@ static void *worker_thread(void *__tdata)
|
||||
|
||||
int bench_sched_pipe(int argc, const char **argv)
|
||||
{
|
||||
struct thread_data threads[2], *td;
|
||||
struct thread_data threads[2] = {};
|
||||
struct thread_data *td;
|
||||
int pipe_1[2], pipe_2[2];
|
||||
struct timeval start, stop, diff;
|
||||
unsigned long long result_usec = 0;
|
||||
@ -112,9 +233,7 @@ int bench_sched_pipe(int argc, const char **argv)
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
if (threaded) {
|
||||
|
||||
for (t = 0; t < nr_threads; t++) {
|
||||
td = threads + t;
|
||||
|
||||
@ -128,7 +247,6 @@ int bench_sched_pipe(int argc, const char **argv)
|
||||
ret = pthread_join(td->pthread, NULL);
|
||||
BUG_ON(ret);
|
||||
}
|
||||
|
||||
} else {
|
||||
pid = fork();
|
||||
assert(pid >= 0);
|
||||
@ -147,6 +265,12 @@ int bench_sched_pipe(int argc, const char **argv)
|
||||
gettimeofday(&stop, NULL);
|
||||
timersub(&stop, &start, &diff);
|
||||
|
||||
exit_cgroup(0);
|
||||
exit_cgroup(1);
|
||||
|
||||
if (threads[0].cgroup_failed || threads[1].cgroup_failed)
|
||||
return 0;
|
||||
|
||||
switch (bench_format) {
|
||||
case BENCH_FORMAT_DEFAULT:
|
||||
printf("# Executed %d pipe operations between two %s\n\n",
|
||||
|
@ -89,6 +89,7 @@ static int bench_uprobe__setup_bpf_skel(enum bench_uprobe bench)
|
||||
return err;
|
||||
cleanup:
|
||||
bench_uprobe_bpf__destroy(skel);
|
||||
skel = NULL;
|
||||
return err;
|
||||
}
|
||||
|
||||
|
@ -277,8 +277,10 @@ static bool dso__missing_buildid_cache(struct dso *dso, int parm __maybe_unused)
|
||||
char filename[PATH_MAX];
|
||||
struct build_id bid;
|
||||
|
||||
if (dso__build_id_filename(dso, filename, sizeof(filename), false) &&
|
||||
filename__read_build_id(filename, &bid) == -1) {
|
||||
if (!dso__build_id_filename(dso, filename, sizeof(filename), false))
|
||||
return true;
|
||||
|
||||
if (filename__read_build_id(filename, &bid) == -1) {
|
||||
if (errno == ENOENT)
|
||||
return false;
|
||||
|
||||
|
File diff suppressed because it is too large
Load Diff
@ -10,6 +10,7 @@
|
||||
#include "util/thread.h"
|
||||
#include "util/header.h"
|
||||
#include "util/target.h"
|
||||
#include "util/cgroup.h"
|
||||
#include "util/callchain.h"
|
||||
#include "util/lock-contention.h"
|
||||
#include "util/bpf_skel/lock_data.h"
|
||||
@ -60,6 +61,7 @@ static bool combine_locks;
|
||||
static bool show_thread_stats;
|
||||
static bool show_lock_addrs;
|
||||
static bool show_lock_owner;
|
||||
static bool show_lock_cgroups;
|
||||
static bool use_bpf;
|
||||
static unsigned long bpf_map_entries = MAX_ENTRIES;
|
||||
static int max_stack_depth = CONTENTION_STACK_DEPTH;
|
||||
@ -524,6 +526,7 @@ bool match_callstack_filter(struct machine *machine, u64 *callstack)
|
||||
struct map *kmap;
|
||||
struct symbol *sym;
|
||||
u64 ip;
|
||||
const char *arch = perf_env__arch(machine->env);
|
||||
|
||||
if (list_empty(&callstack_filters))
|
||||
return true;
|
||||
@ -531,7 +534,21 @@ bool match_callstack_filter(struct machine *machine, u64 *callstack)
|
||||
for (int i = 0; i < max_stack_depth; i++) {
|
||||
struct callstack_filter *filter;
|
||||
|
||||
if (!callstack || !callstack[i])
|
||||
/*
|
||||
* In powerpc, the callchain saved by kernel always includes
|
||||
* first three entries as the NIP (next instruction pointer),
|
||||
* LR (link register), and the contents of LR save area in the
|
||||
* second stack frame. In certain scenarios its possible to have
|
||||
* invalid kernel instruction addresses in either LR or the second
|
||||
* stack frame's LR. In that case, kernel will store that address as
|
||||
* zero.
|
||||
*
|
||||
* The below check will continue to look into callstack,
|
||||
* incase first or second callstack index entry has 0
|
||||
* address for powerpc.
|
||||
*/
|
||||
if (!callstack || (!callstack[i] && (strcmp(arch, "powerpc") ||
|
||||
(i != 1 && i != 2))))
|
||||
break;
|
||||
|
||||
ip = callstack[i];
|
||||
@ -619,6 +636,7 @@ static int get_key_by_aggr_mode_simple(u64 *key, u64 addr, u32 tid)
|
||||
*key = tid;
|
||||
break;
|
||||
case LOCK_AGGR_CALLER:
|
||||
case LOCK_AGGR_CGROUP:
|
||||
default:
|
||||
pr_err("Invalid aggregation mode: %d\n", aggr_mode);
|
||||
return -EINVAL;
|
||||
@ -1103,6 +1121,7 @@ static int report_lock_contention_begin_event(struct evsel *evsel,
|
||||
if (lock_contention_caller(evsel, sample, buf, sizeof(buf)) < 0)
|
||||
name = "Unknown";
|
||||
break;
|
||||
case LOCK_AGGR_CGROUP:
|
||||
case LOCK_AGGR_TASK:
|
||||
default:
|
||||
break;
|
||||
@ -1628,6 +1647,9 @@ static void lock_filter_finish(void)
|
||||
|
||||
zfree(&filters.syms);
|
||||
filters.nr_syms = 0;
|
||||
|
||||
zfree(&filters.cgrps);
|
||||
filters.nr_cgrps = 0;
|
||||
}
|
||||
|
||||
static void sort_contention_result(void)
|
||||
@ -1653,6 +1675,9 @@ static void print_header_stdio(void)
|
||||
case LOCK_AGGR_ADDR:
|
||||
fprintf(lock_output, " %16s %s\n\n", "address", "symbol");
|
||||
break;
|
||||
case LOCK_AGGR_CGROUP:
|
||||
fprintf(lock_output, " %s\n\n", "cgroup");
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
@ -1680,6 +1705,9 @@ static void print_header_csv(const char *sep)
|
||||
case LOCK_AGGR_ADDR:
|
||||
fprintf(lock_output, "%s%s %s%s %s\n", "address", sep, "symbol", sep, "type");
|
||||
break;
|
||||
case LOCK_AGGR_CGROUP:
|
||||
fprintf(lock_output, "%s\n", "cgroup");
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
@ -1720,6 +1748,9 @@ static void print_lock_stat_stdio(struct lock_contention *con, struct lock_stat
|
||||
fprintf(lock_output, " %016llx %s (%s)\n", (unsigned long long)st->addr,
|
||||
st->name, get_type_name(st->flags));
|
||||
break;
|
||||
case LOCK_AGGR_CGROUP:
|
||||
fprintf(lock_output, " %s\n", st->name);
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
@ -1770,6 +1801,9 @@ static void print_lock_stat_csv(struct lock_contention *con, struct lock_stat *s
|
||||
fprintf(lock_output, "%llx%s %s%s %s\n", (unsigned long long)st->addr, sep,
|
||||
st->name, sep, get_type_name(st->flags));
|
||||
break;
|
||||
case LOCK_AGGR_CGROUP:
|
||||
fprintf(lock_output, "%s\n",st->name);
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
@ -1999,6 +2033,27 @@ static int check_lock_contention_options(const struct option *options,
|
||||
return -1;
|
||||
}
|
||||
|
||||
if (show_lock_cgroups && !use_bpf) {
|
||||
pr_err("Cgroups are available only with BPF\n");
|
||||
parse_options_usage(usage, options, "lock-cgroup", 0);
|
||||
parse_options_usage(NULL, options, "use-bpf", 0);
|
||||
return -1;
|
||||
}
|
||||
|
||||
if (show_lock_cgroups && show_lock_addrs) {
|
||||
pr_err("Cannot use cgroup and addr mode together\n");
|
||||
parse_options_usage(usage, options, "lock-cgroup", 0);
|
||||
parse_options_usage(NULL, options, "lock-addr", 0);
|
||||
return -1;
|
||||
}
|
||||
|
||||
if (show_lock_cgroups && show_thread_stats) {
|
||||
pr_err("Cannot use cgroup and thread mode together\n");
|
||||
parse_options_usage(usage, options, "lock-cgroup", 0);
|
||||
parse_options_usage(NULL, options, "threads", 0);
|
||||
return -1;
|
||||
}
|
||||
|
||||
if (symbol_conf.field_sep) {
|
||||
if (strstr(symbol_conf.field_sep, ":") || /* part of type flags */
|
||||
strstr(symbol_conf.field_sep, "+") || /* part of caller offset */
|
||||
@ -2040,6 +2095,7 @@ static int __cmd_contention(int argc, const char **argv)
|
||||
.filters = &filters,
|
||||
.save_callstack = needs_callstack(),
|
||||
.owner = show_lock_owner,
|
||||
.cgroups = RB_ROOT,
|
||||
};
|
||||
|
||||
lockhash_table = calloc(LOCKHASH_SIZE, sizeof(*lockhash_table));
|
||||
@ -2059,7 +2115,8 @@ static int __cmd_contention(int argc, const char **argv)
|
||||
con.machine = &session->machines.host;
|
||||
|
||||
con.aggr_mode = aggr_mode = show_thread_stats ? LOCK_AGGR_TASK :
|
||||
show_lock_addrs ? LOCK_AGGR_ADDR : LOCK_AGGR_CALLER;
|
||||
show_lock_addrs ? LOCK_AGGR_ADDR :
|
||||
show_lock_cgroups ? LOCK_AGGR_CGROUP : LOCK_AGGR_CALLER;
|
||||
|
||||
if (con.aggr_mode == LOCK_AGGR_CALLER)
|
||||
con.save_callstack = true;
|
||||
@ -2158,7 +2215,7 @@ static int __cmd_contention(int argc, const char **argv)
|
||||
out_delete:
|
||||
lock_filter_finish();
|
||||
evlist__delete(con.evlist);
|
||||
lock_contention_finish();
|
||||
lock_contention_finish(&con);
|
||||
perf_session__delete(session);
|
||||
zfree(&lockhash_table);
|
||||
return err;
|
||||
@ -2421,6 +2478,7 @@ static int parse_call_stack(const struct option *opt __maybe_unused, const char
|
||||
entry = malloc(sizeof(*entry) + strlen(tok) + 1);
|
||||
if (entry == NULL) {
|
||||
pr_err("Memory allocation failure\n");
|
||||
free(s);
|
||||
return -1;
|
||||
}
|
||||
|
||||
@ -2450,6 +2508,56 @@ static int parse_output(const struct option *opt __maybe_unused, const char *str
|
||||
return 0;
|
||||
}
|
||||
|
||||
static bool add_lock_cgroup(char *name)
|
||||
{
|
||||
u64 *tmp;
|
||||
struct cgroup *cgrp;
|
||||
|
||||
cgrp = cgroup__new(name, /*do_open=*/false);
|
||||
if (cgrp == NULL) {
|
||||
pr_err("Failed to create cgroup: %s\n", name);
|
||||
return false;
|
||||
}
|
||||
|
||||
if (read_cgroup_id(cgrp) < 0) {
|
||||
pr_err("Failed to read cgroup id for %s\n", name);
|
||||
cgroup__put(cgrp);
|
||||
return false;
|
||||
}
|
||||
|
||||
tmp = realloc(filters.cgrps, (filters.nr_cgrps + 1) * sizeof(*filters.cgrps));
|
||||
if (tmp == NULL) {
|
||||
pr_err("Memory allocation failure\n");
|
||||
return false;
|
||||
}
|
||||
|
||||
tmp[filters.nr_cgrps++] = cgrp->id;
|
||||
filters.cgrps = tmp;
|
||||
cgroup__put(cgrp);
|
||||
return true;
|
||||
}
|
||||
|
||||
static int parse_cgroup_filter(const struct option *opt __maybe_unused, const char *str,
|
||||
int unset __maybe_unused)
|
||||
{
|
||||
char *s, *tmp, *tok;
|
||||
int ret = 0;
|
||||
|
||||
s = strdup(str);
|
||||
if (s == NULL)
|
||||
return -1;
|
||||
|
||||
for (tok = strtok_r(s, ", ", &tmp); tok; tok = strtok_r(NULL, ", ", &tmp)) {
|
||||
if (!add_lock_cgroup(tok)) {
|
||||
ret = -1;
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
free(s);
|
||||
return ret;
|
||||
}
|
||||
|
||||
int cmd_lock(int argc, const char **argv)
|
||||
{
|
||||
const struct option lock_options[] = {
|
||||
@ -2523,6 +2631,9 @@ int cmd_lock(int argc, const char **argv)
|
||||
OPT_BOOLEAN('o', "lock-owner", &show_lock_owner, "show lock owners instead of waiters"),
|
||||
OPT_STRING_NOEMPTY('x', "field-separator", &symbol_conf.field_sep, "separator",
|
||||
"print result in CSV format with custom separator"),
|
||||
OPT_BOOLEAN(0, "lock-cgroup", &show_lock_cgroups, "show lock stats by cgroup"),
|
||||
OPT_CALLBACK('G', "cgroup-filter", NULL, "CGROUPS",
|
||||
"Filter specific cgroups", parse_cgroup_filter),
|
||||
OPT_PARENT(lock_options)
|
||||
};
|
||||
|
||||
|
@ -906,6 +906,65 @@ static int record__config_off_cpu(struct record *rec)
|
||||
return off_cpu_prepare(rec->evlist, &rec->opts.target, &rec->opts);
|
||||
}
|
||||
|
||||
static bool record__tracking_system_wide(struct record *rec)
|
||||
{
|
||||
struct evlist *evlist = rec->evlist;
|
||||
struct evsel *evsel;
|
||||
|
||||
/*
|
||||
* If non-dummy evsel exists, system_wide sideband is need to
|
||||
* help parse sample information.
|
||||
* For example, PERF_EVENT_MMAP event to help parse symbol,
|
||||
* and PERF_EVENT_COMM event to help parse task executable name.
|
||||
*/
|
||||
evlist__for_each_entry(evlist, evsel) {
|
||||
if (!evsel__is_dummy_event(evsel))
|
||||
return true;
|
||||
}
|
||||
|
||||
return false;
|
||||
}
|
||||
|
||||
static int record__config_tracking_events(struct record *rec)
|
||||
{
|
||||
struct record_opts *opts = &rec->opts;
|
||||
struct evlist *evlist = rec->evlist;
|
||||
bool system_wide = false;
|
||||
struct evsel *evsel;
|
||||
|
||||
/*
|
||||
* For initial_delay, system wide or a hybrid system, we need to add
|
||||
* tracking event so that we can track PERF_RECORD_MMAP to cover the
|
||||
* delay of waiting or event synthesis.
|
||||
*/
|
||||
if (opts->target.initial_delay || target__has_cpu(&opts->target) ||
|
||||
perf_pmus__num_core_pmus() > 1) {
|
||||
|
||||
/*
|
||||
* User space tasks can migrate between CPUs, so when tracing
|
||||
* selected CPUs, sideband for all CPUs is still needed.
|
||||
*/
|
||||
if (!!opts->target.cpu_list && record__tracking_system_wide(rec))
|
||||
system_wide = true;
|
||||
|
||||
evsel = evlist__findnew_tracking_event(evlist, system_wide);
|
||||
if (!evsel)
|
||||
return -ENOMEM;
|
||||
|
||||
/*
|
||||
* Enable the tracking event when the process is forked for
|
||||
* initial_delay, immediately for system wide.
|
||||
*/
|
||||
if (opts->target.initial_delay && !evsel->immediate &&
|
||||
!target__has_cpu(&opts->target))
|
||||
evsel->core.attr.enable_on_exec = 1;
|
||||
else
|
||||
evsel->immediate = 1;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static bool record__kcore_readable(struct machine *machine)
|
||||
{
|
||||
char kcore[PATH_MAX];
|
||||
@ -1286,33 +1345,6 @@ static int record__open(struct record *rec)
|
||||
struct record_opts *opts = &rec->opts;
|
||||
int rc = 0;
|
||||
|
||||
/*
|
||||
* For initial_delay, system wide or a hybrid system, we need to add a
|
||||
* dummy event so that we can track PERF_RECORD_MMAP to cover the delay
|
||||
* of waiting or event synthesis.
|
||||
*/
|
||||
if (opts->target.initial_delay || target__has_cpu(&opts->target) ||
|
||||
perf_pmus__num_core_pmus() > 1) {
|
||||
pos = evlist__get_tracking_event(evlist);
|
||||
if (!evsel__is_dummy_event(pos)) {
|
||||
/* Set up dummy event. */
|
||||
if (evlist__add_dummy(evlist))
|
||||
return -ENOMEM;
|
||||
pos = evlist__last(evlist);
|
||||
evlist__set_tracking_event(evlist, pos);
|
||||
}
|
||||
|
||||
/*
|
||||
* Enable the dummy event when the process is forked for
|
||||
* initial_delay, immediately for system wide.
|
||||
*/
|
||||
if (opts->target.initial_delay && !pos->immediate &&
|
||||
!target__has_cpu(&opts->target))
|
||||
pos->core.attr.enable_on_exec = 1;
|
||||
else
|
||||
pos->immediate = 1;
|
||||
}
|
||||
|
||||
evlist__config(evlist, opts, &callchain_param);
|
||||
|
||||
evlist__for_each_entry(evlist, pos) {
|
||||
@ -4195,6 +4227,12 @@ int cmd_record(int argc, const char **argv)
|
||||
goto out;
|
||||
}
|
||||
|
||||
err = record__config_tracking_events(rec);
|
||||
if (err) {
|
||||
pr_err("record__config_tracking_events failed, error %d\n", err);
|
||||
goto out;
|
||||
}
|
||||
|
||||
err = record__init_thread_masks(rec);
|
||||
if (err) {
|
||||
pr_err("Failed to initialize parallel data streaming masks\n");
|
||||
|
@ -691,10 +691,25 @@ static int report__browse_hists(struct report *rep)
|
||||
|
||||
static int report__collapse_hists(struct report *rep)
|
||||
{
|
||||
struct perf_session *session = rep->session;
|
||||
struct evlist *evlist = session->evlist;
|
||||
struct ui_progress prog;
|
||||
struct evsel *pos;
|
||||
int ret = 0;
|
||||
|
||||
/*
|
||||
* The pipe data needs to setup hierarchy hpp formats now, because it
|
||||
* cannot know about evsels in the data before reading the data. The
|
||||
* normal file data saves the event (attribute) info in the header
|
||||
* section, but pipe does not have the luxury.
|
||||
*/
|
||||
if (perf_data__is_pipe(session->data)) {
|
||||
if (perf_hpp__setup_hists_formats(&perf_hpp_list, evlist) < 0) {
|
||||
ui__error("Failed to setup hierarchy output formats\n");
|
||||
return -1;
|
||||
}
|
||||
}
|
||||
|
||||
ui_progress__init(&prog, rep->nr_entries, "Merging related events...");
|
||||
|
||||
evlist__for_each_entry(rep->session->evlist, pos) {
|
||||
|
@ -1385,7 +1385,7 @@ static int pid_cmp(struct work_atoms *l, struct work_atoms *r)
|
||||
{
|
||||
pid_t l_tid, r_tid;
|
||||
|
||||
if (RC_CHK_ACCESS(l->thread) == RC_CHK_ACCESS(r->thread))
|
||||
if (RC_CHK_EQUAL(l->thread, r->thread))
|
||||
return 0;
|
||||
l_tid = thread__tid(l->thread);
|
||||
r_tid = thread__tid(r->thread);
|
||||
|
@ -3899,7 +3899,7 @@ int cmd_script(int argc, const char **argv)
|
||||
"comma separated output fields prepend with 'type:'. "
|
||||
"+field to add and -field to remove."
|
||||
"Valid types: hw,sw,trace,raw,synth. "
|
||||
"Fields: comm,tid,pid,time,cpu,event,trace,ip,sym,dso,dsoff"
|
||||
"Fields: comm,tid,pid,time,cpu,event,trace,ip,sym,dso,dsoff,"
|
||||
"addr,symoff,srcline,period,iregs,uregs,brstack,"
|
||||
"brstacksym,flags,data_src,weight,bpf-output,brstackinsn,"
|
||||
"brstackinsnlen,brstackoff,callindent,insn,insnlen,synth,"
|
||||
|
@ -1622,7 +1622,7 @@ static int perf_stat_init_aggr_mode(void)
|
||||
* taking the highest cpu number to be the size of
|
||||
* the aggregation translate cpumap.
|
||||
*/
|
||||
if (evsel_list->core.user_requested_cpus)
|
||||
if (!perf_cpu_map__empty(evsel_list->core.user_requested_cpus))
|
||||
nr = perf_cpu_map__max(evsel_list->core.user_requested_cpus).cpu;
|
||||
else
|
||||
nr = 0;
|
||||
|
@ -81,6 +81,7 @@ static void library_status(void)
|
||||
STATUS(HAVE_ZSTD_SUPPORT, zstd);
|
||||
STATUS(HAVE_LIBPFM, libpfm4);
|
||||
STATUS(HAVE_LIBTRACEEVENT, libtraceevent);
|
||||
STATUS(HAVE_BPF_SKEL, bpf_skeletons);
|
||||
}
|
||||
|
||||
int cmd_version(int argc, const char **argv)
|
||||
|
@ -162,6 +162,7 @@ check arch/x86/lib/memcpy_64.S '-I "^EXPORT_SYMBOL" -I "^#include <asm/ex
|
||||
check arch/x86/lib/memset_64.S '-I "^EXPORT_SYMBOL" -I "^#include <asm/export.h>" -I"^SYM_FUNC_START\(_LOCAL\)*(memset_\(erms\|orig\))"'
|
||||
check arch/x86/include/asm/amd-ibs.h '-I "^#include [<\"]\(asm/\)*msr-index.h"'
|
||||
check arch/arm64/include/asm/cputype.h '-I "^#include [<\"]\(asm/\)*sysreg.h"'
|
||||
check include/asm-generic/unaligned.h '-I "^#include <linux/unaligned/packed_struct.h>" -I "^#include <asm/byteorder.h>" -I "^#pragma GCC diagnostic"'
|
||||
check include/uapi/asm-generic/mman.h '-I "^#include <\(uapi/\)*asm-generic/mman-common\(-tools\)*.h>"'
|
||||
check include/uapi/linux/mman.h '-I "^#include <\(uapi/\)*asm/mman.h>"'
|
||||
check include/linux/build_bug.h '-I "^#\(ifndef\|endif\)\( \/\/\)* static_assert$"'
|
||||
|
@ -164,7 +164,7 @@ __perf_main ()
|
||||
$prev_skip_opts == @(record|stat|top) ]]; then
|
||||
|
||||
local cur1=${COMP_WORDS[COMP_CWORD]}
|
||||
local raw_evts=$($cmd list --raw-dump)
|
||||
local raw_evts=$($cmd list --raw-dump hw sw cache tracepoint pmu sdt)
|
||||
local arr s tmp result cpu_evts
|
||||
|
||||
# aarch64 doesn't have /sys/bus/event_source/devices/cpu/events
|
||||
@ -198,6 +198,14 @@ __perf_main ()
|
||||
else
|
||||
__perfcomp_colon "$evts" "$cur1"
|
||||
fi
|
||||
elif [[ $prev == @("--pfm-events") &&
|
||||
$prev_skip_opts == @(record|stat|top) ]]; then
|
||||
local evts=$($cmd list --raw-dump pfm)
|
||||
__perfcomp "$evts" "$cur"
|
||||
elif [[ $prev == @("-M"|"--metrics") &&
|
||||
$prev_skip_opts == @(stat) ]]; then
|
||||
local metrics=$($cmd list --raw-dump metric metricgroup)
|
||||
__perfcomp "$metrics" "$cur"
|
||||
else
|
||||
# List subcommands for perf commands
|
||||
if [[ $prev_skip_opts == @(kvm|kmem|mem|lock|sched|
|
||||
|
@ -1,362 +1,384 @@
|
||||
[
|
||||
{
|
||||
"MetricName": "branch_miss_pred_rate",
|
||||
"MetricExpr": "BR_MIS_PRED / BR_PRED",
|
||||
"BriefDescription": "Branch predictor misprediction rate. May not count branches that are never resolved because they are in the misprediction shadow of an earlier branch",
|
||||
"MetricGroup": "Branch Prediction",
|
||||
"MetricName": "Misprediction"
|
||||
"MetricGroup": "branch",
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "BR_MIS_PRED_RETIRED / BR_RETIRED",
|
||||
"BriefDescription": "Branch predictor misprediction rate",
|
||||
"MetricGroup": "Branch Prediction",
|
||||
"MetricName": "Misprediction (retired)"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "BUS_ACCESS / ( BUS_CYCLES * 1)",
|
||||
"MetricName": "bus_utilization",
|
||||
"MetricExpr": "((BUS_ACCESS / (BUS_CYCLES * 1)) * 100)",
|
||||
"BriefDescription": "Core-to-uncore bus utilization",
|
||||
"MetricGroup": "Bus",
|
||||
"MetricName": "Bus utilization"
|
||||
"ScaleUnit": "1percent of bus cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "L1D_CACHE_REFILL / L1D_CACHE",
|
||||
"BriefDescription": "L1D cache miss rate",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "L1D cache miss"
|
||||
"MetricName": "l1d_cache_miss_ratio",
|
||||
"MetricExpr": "(L1D_CACHE_REFILL / L1D_CACHE)",
|
||||
"BriefDescription": "This metric measures the ratio of level 1 data cache accesses missed to the total number of level 1 data cache accesses. This gives an indication of the effectiveness of the level 1 data cache.",
|
||||
"MetricGroup": "Miss_Ratio;L1D_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1i_cache_miss_ratio",
|
||||
"MetricExpr": "(L1I_CACHE_REFILL / L1I_CACHE)",
|
||||
"BriefDescription": "This metric measures the ratio of level 1 instruction cache accesses missed to the total number of level 1 instruction cache accesses. This gives an indication of the effectiveness of the level 1 instruction cache.",
|
||||
"MetricGroup": "Miss_Ratio;L1I_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "Miss_Ratio;l1d_cache_read_miss",
|
||||
"MetricExpr": "L1D_CACHE_LMISS_RD / L1D_CACHE_RD",
|
||||
"BriefDescription": "L1D cache read miss rate",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "L1D cache read miss"
|
||||
"ScaleUnit": "1per cache read access"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "L1I_CACHE_REFILL / L1I_CACHE",
|
||||
"BriefDescription": "L1I cache miss rate",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "L1I cache miss"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "L2D_CACHE_REFILL / L2D_CACHE",
|
||||
"BriefDescription": "L2 cache miss rate",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "L2 cache miss"
|
||||
"MetricName": "l2_cache_miss_ratio",
|
||||
"MetricExpr": "(L2D_CACHE_REFILL / L2D_CACHE)",
|
||||
"BriefDescription": "This metric measures the ratio of level 2 cache accesses missed to the total number of level 2 cache accesses. This gives an indication of the effectiveness of the level 2 cache, which is a unified cache that stores both data and instruction. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.",
|
||||
"MetricGroup": "Miss_Ratio;L2_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1i_cache_read_miss_rate",
|
||||
"MetricExpr": "L1I_CACHE_LMISS / L1I_CACHE",
|
||||
"BriefDescription": "L1I cache read miss rate",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "L1I cache read miss"
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l2d_cache_read_miss_rate",
|
||||
"MetricExpr": "L2D_CACHE_LMISS_RD / L2D_CACHE_RD",
|
||||
"BriefDescription": "L2 cache read miss rate",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "L2 cache read miss"
|
||||
"ScaleUnit": "1per cache read access"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(L1D_CACHE_LMISS_RD * 1000) / INST_RETIRED",
|
||||
"MetricName": "l1d_cache_miss_mpki",
|
||||
"MetricExpr": "(L1D_CACHE_LMISS_RD * 1e3) / INST_RETIRED",
|
||||
"BriefDescription": "Misses per thousand instructions (data)",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "MPKI data"
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(L1I_CACHE_LMISS * 1000) / INST_RETIRED",
|
||||
"MetricName": "l1i_cache_miss_mpki",
|
||||
"MetricExpr": "(L1I_CACHE_LMISS * 1e3) / INST_RETIRED",
|
||||
"BriefDescription": "Misses per thousand instructions (instruction)",
|
||||
"MetricGroup": "Cache",
|
||||
"MetricName": "MPKI instruction"
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "ASE_SPEC / OP_SPEC",
|
||||
"BriefDescription": "Proportion of advanced SIMD data processing operations (excluding DP_SPEC/LD_SPEC) operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "ASE mix"
|
||||
"MetricName": "simd_percentage",
|
||||
"MetricExpr": "((ASE_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures advanced SIMD operations as a percentage of total operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "CRYPTO_SPEC / OP_SPEC",
|
||||
"BriefDescription": "Proportion of crypto data processing operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "Crypto mix"
|
||||
"MetricName": "crypto_percentage",
|
||||
"MetricExpr": "((CRYPTO_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures crypto operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "VFP_SPEC / (duration_time *1000000000)",
|
||||
"MetricName": "gflops",
|
||||
"MetricExpr": "VFP_SPEC / (duration_time * 1e9)",
|
||||
"BriefDescription": "Giga-floating point operations per second",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "GFLOPS_ISSUED"
|
||||
"MetricGroup": "InstructionMix"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "DP_SPEC / OP_SPEC",
|
||||
"BriefDescription": "Proportion of integer data processing operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "Integer mix"
|
||||
"MetricName": "integer_dp_percentage",
|
||||
"MetricExpr": "((DP_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures scalar integer operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED / CPU_CYCLES",
|
||||
"BriefDescription": "Instructions per cycle",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "IPC"
|
||||
"MetricName": "ipc",
|
||||
"MetricExpr": "(INST_RETIRED / CPU_CYCLES)",
|
||||
"BriefDescription": "This metric measures the number of instructions retired per cycle.",
|
||||
"MetricGroup": "General",
|
||||
"ScaleUnit": "1per cycle"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "LD_SPEC / OP_SPEC",
|
||||
"BriefDescription": "Proportion of load operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "Load mix"
|
||||
"MetricName": "load_percentage",
|
||||
"MetricExpr": "((LD_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures load operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "LDST_SPEC/ OP_SPEC",
|
||||
"BriefDescription": "Proportion of load & store operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "Load-store mix"
|
||||
"MetricName": "load_store_spec_rate",
|
||||
"MetricExpr": "((LDST_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "The rate of load or store instructions speculatively executed to overall instructions speclatively executed",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_RETIRED / (duration_time * 1000000)",
|
||||
"MetricName": "retired_mips",
|
||||
"MetricExpr": "INST_RETIRED / (duration_time * 1e6)",
|
||||
"BriefDescription": "Millions of instructions per second",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "MIPS_RETIRED"
|
||||
"MetricGroup": "InstructionMix"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "INST_SPEC / (duration_time * 1000000)",
|
||||
"MetricName": "spec_utilization_mips",
|
||||
"MetricExpr": "INST_SPEC / (duration_time * 1e6)",
|
||||
"BriefDescription": "Millions of instructions per second",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "MIPS_UTILIZATION"
|
||||
"MetricGroup": "PEutilization"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "PC_WRITE_SPEC / OP_SPEC",
|
||||
"BriefDescription": "Proportion of software change of PC operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "PC write mix"
|
||||
"MetricName": "pc_write_spec_rate",
|
||||
"MetricExpr": "((PC_WRITE_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "The rate of software change of the PC speculatively executed to overall instructions speclatively executed",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "ST_SPEC / OP_SPEC",
|
||||
"BriefDescription": "Proportion of store operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "Store mix"
|
||||
"MetricName": "store_percentage",
|
||||
"MetricExpr": "((ST_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures store operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "VFP_SPEC / OP_SPEC",
|
||||
"BriefDescription": "Proportion of FP operations",
|
||||
"MetricGroup": "Instruction",
|
||||
"MetricName": "VFP mix"
|
||||
"MetricName": "scalar_fp_percentage",
|
||||
"MetricExpr": "((VFP_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures scalar floating point operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1 - (OP_RETIRED/ (CPU_CYCLES * 4))",
|
||||
"BriefDescription": "Proportion of slots lost",
|
||||
"MetricGroup": "Speculation / TDA",
|
||||
"MetricName": "CPU lost"
|
||||
"MetricName": "retired_rate",
|
||||
"MetricExpr": "OP_RETIRED / OP_SPEC",
|
||||
"BriefDescription": "Of all the micro-operations issued, what percentage are retired(committed)",
|
||||
"MetricGroup": "General",
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "OP_RETIRED/ (CPU_CYCLES * 4)",
|
||||
"BriefDescription": "Proportion of slots retiring",
|
||||
"MetricGroup": "Speculation / TDA",
|
||||
"MetricName": "CPU utilization"
|
||||
"MetricName": "wasted",
|
||||
"MetricExpr": "1 - (OP_RETIRED / (CPU_CYCLES * #slots))",
|
||||
"BriefDescription": "Of all the micro-operations issued, what proportion are lost",
|
||||
"MetricGroup": "General",
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "OP_RETIRED - OP_SPEC",
|
||||
"BriefDescription": "Operations lost due to misspeculation",
|
||||
"MetricGroup": "Speculation / TDA",
|
||||
"MetricName": "Operations lost"
|
||||
"MetricName": "wasted_rate",
|
||||
"MetricExpr": "1 - OP_RETIRED / OP_SPEC",
|
||||
"BriefDescription": "Of all the micro-operations issued, what percentage are not retired(committed)",
|
||||
"MetricGroup": "General",
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1 - (OP_RETIRED / OP_SPEC)",
|
||||
"BriefDescription": "Proportion of operations lost",
|
||||
"MetricGroup": "Speculation / TDA",
|
||||
"MetricName": "Operations lost (ratio)"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "OP_RETIRED / OP_SPEC",
|
||||
"BriefDescription": "Proportion of operations retired",
|
||||
"MetricGroup": "Speculation / TDA",
|
||||
"MetricName": "Operations retired"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_BACKEND_CACHE / CPU_CYCLES",
|
||||
"MetricName": "stall_backend_cache_rate",
|
||||
"MetricExpr": "((STALL_BACKEND_CACHE / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Proportion of cycles stalled and no operations issued to backend and cache miss",
|
||||
"MetricGroup": "Stall",
|
||||
"MetricName": "Stall backend cache cycles"
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_BACKEND_RESOURCE / CPU_CYCLES",
|
||||
"MetricName": "stall_backend_resource_rate",
|
||||
"MetricExpr": "((STALL_BACKEND_RESOURCE / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Proportion of cycles stalled and no operations issued to backend and resource full",
|
||||
"MetricGroup": "Stall",
|
||||
"MetricName": "Stall backend resource cycles"
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_BACKEND_TLB / CPU_CYCLES",
|
||||
"MetricName": "stall_backend_tlb_rate",
|
||||
"MetricExpr": "((STALL_BACKEND_TLB / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Proportion of cycles stalled and no operations issued to backend and TLB miss",
|
||||
"MetricGroup": "Stall",
|
||||
"MetricName": "Stall backend tlb cycles"
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_FRONTEND_CACHE / CPU_CYCLES",
|
||||
"MetricName": "stall_frontend_cache_rate",
|
||||
"MetricExpr": "((STALL_FRONTEND_CACHE / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Proportion of cycles stalled and no ops delivered from frontend and cache miss",
|
||||
"MetricGroup": "Stall",
|
||||
"MetricName": "Stall frontend cache cycles"
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_FRONTEND_TLB / CPU_CYCLES",
|
||||
"MetricName": "stall_frontend_tlb_rate",
|
||||
"MetricExpr": "((STALL_FRONTEND_TLB / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Proportion of cycles stalled and no ops delivered from frontend and TLB miss",
|
||||
"MetricGroup": "Stall",
|
||||
"MetricName": "Stall frontend tlb cycles"
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "DTLB_WALK / L1D_TLB",
|
||||
"BriefDescription": "D-side walk per d-side translation request",
|
||||
"MetricGroup": "TLB",
|
||||
"MetricName": "DTLB walks"
|
||||
"MetricName": "dtlb_walk_ratio",
|
||||
"MetricExpr": "(DTLB_WALK / L1D_TLB)",
|
||||
"BriefDescription": "This metric measures the ratio of data TLB Walks to the total number of data TLB accesses. This gives an indication of the effectiveness of the data TLB accesses.",
|
||||
"MetricGroup": "Miss_Ratio;DTLB_Effectiveness",
|
||||
"ScaleUnit": "1per TLB access"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "ITLB_WALK / L1I_TLB",
|
||||
"BriefDescription": "I-side walk per i-side translation request",
|
||||
"MetricGroup": "TLB",
|
||||
"MetricName": "ITLB walks"
|
||||
"MetricName": "itlb_walk_ratio",
|
||||
"MetricExpr": "(ITLB_WALK / L1I_TLB)",
|
||||
"BriefDescription": "This metric measures the ratio of instruction TLB Walks to the total number of instruction TLB accesses. This gives an indication of the effectiveness of the instruction TLB accesses.",
|
||||
"MetricGroup": "Miss_Ratio;ITLB_Effectiveness",
|
||||
"ScaleUnit": "1per TLB access"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_SLOT_BACKEND / (CPU_CYCLES * 4)",
|
||||
"BriefDescription": "Fraction of slots backend bound",
|
||||
"MetricGroup": "TopDownL1",
|
||||
"MetricName": "backend"
|
||||
"ArchStdEvent": "backend_bound"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "1 - (retiring + lost + backend)",
|
||||
"BriefDescription": "Fraction of slots frontend bound",
|
||||
"MetricGroup": "TopDownL1",
|
||||
"MetricName": "frontend"
|
||||
"ArchStdEvent": "frontend_bound",
|
||||
"MetricExpr": "100 - (retired_fraction + slots_lost_misspeculation_fraction + backend_bound)"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "((OP_SPEC - OP_RETIRED) / (CPU_CYCLES * 4))",
|
||||
"MetricName": "slots_lost_misspeculation_fraction",
|
||||
"MetricExpr": "100 * ((OP_SPEC - OP_RETIRED) / (CPU_CYCLES * #slots))",
|
||||
"BriefDescription": "Fraction of slots lost due to misspeculation",
|
||||
"MetricGroup": "TopDownL1",
|
||||
"MetricName": "lost"
|
||||
"MetricGroup": "Default;TopdownL1",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(OP_RETIRED / (CPU_CYCLES * 4))",
|
||||
"MetricName": "retired_fraction",
|
||||
"MetricExpr": "100 * (OP_RETIRED / (CPU_CYCLES * #slots))",
|
||||
"BriefDescription": "Fraction of slots retiring, useful work",
|
||||
"MetricGroup": "TopDownL1",
|
||||
"MetricName": "retiring"
|
||||
"MetricGroup": "Default;TopdownL1",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "backend - backend_memory",
|
||||
"MetricName": "backend_core",
|
||||
"MetricExpr": "(backend_bound / 100) - backend_memory",
|
||||
"BriefDescription": "Fraction of slots the CPU was stalled due to backend non-memory subsystem issues",
|
||||
"MetricGroup": "TopDownL2",
|
||||
"MetricName": "backend_core"
|
||||
"MetricGroup": "TopdownL2",
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(STALL_BACKEND_TLB + STALL_BACKEND_CACHE + STALL_BACKEND_MEM) / CPU_CYCLES ",
|
||||
"MetricName": "backend_memory",
|
||||
"MetricExpr": "(STALL_BACKEND_TLB + STALL_BACKEND_CACHE) / CPU_CYCLES",
|
||||
"BriefDescription": "Fraction of slots the CPU was stalled due to backend memory subsystem issues (cache/tlb miss)",
|
||||
"MetricGroup": "TopDownL2",
|
||||
"MetricName": "backend_memory"
|
||||
"MetricGroup": "TopdownL2",
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"MetricExpr": " (BR_MIS_PRED_RETIRED / GPC_FLUSH) * lost",
|
||||
"MetricName": "branch_mispredict",
|
||||
"MetricExpr": "(BR_MIS_PRED_RETIRED / GPC_FLUSH) * slots_lost_misspeculation_fraction",
|
||||
"BriefDescription": "Fraction of slots lost due to branch misprediciton",
|
||||
"MetricGroup": "TopDownL2",
|
||||
"MetricName": "branch_mispredict"
|
||||
"MetricGroup": "TopdownL2",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "frontend - frontend_latency",
|
||||
"MetricName": "frontend_bandwidth",
|
||||
"MetricExpr": "frontend_bound - frontend_latency",
|
||||
"BriefDescription": "Fraction of slots the CPU did not dispatch at full bandwidth - able to dispatch partial slots only (1, 2, or 3 uops)",
|
||||
"MetricGroup": "TopDownL2",
|
||||
"MetricName": "frontend_bandwidth"
|
||||
"MetricGroup": "TopdownL2",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(STALL_FRONTEND - ((STALL_SLOT_FRONTEND - (frontend * CPU_CYCLES * 4)) / 4)) / CPU_CYCLES",
|
||||
"MetricName": "frontend_latency",
|
||||
"MetricExpr": "((STALL_FRONTEND - ((STALL_SLOT_FRONTEND - ((frontend_bound / 100) * CPU_CYCLES * #slots)) / #slots)) / CPU_CYCLES) * 100",
|
||||
"BriefDescription": "Fraction of slots the CPU was stalled due to frontend latency issues (cache/tlb miss); nothing to dispatch",
|
||||
"MetricGroup": "TopDownL2",
|
||||
"MetricName": "frontend_latency"
|
||||
"MetricGroup": "TopdownL2",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "lost - branch_mispredict",
|
||||
"MetricName": "other_miss_pred",
|
||||
"MetricExpr": "slots_lost_misspeculation_fraction - branch_mispredict",
|
||||
"BriefDescription": "Fraction of slots lost due to other/non-branch misprediction misspeculation",
|
||||
"MetricGroup": "TopDownL2",
|
||||
"MetricName": "other_clears"
|
||||
"MetricGroup": "TopdownL2",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "(IXU_NUM_UOPS_ISSUED + FSU_ISSUED) / (CPU_CYCLES * 6)",
|
||||
"MetricName": "pipe_utilization",
|
||||
"MetricExpr": "100 * ((IXU_NUM_UOPS_ISSUED + FSU_ISSUED) / (CPU_CYCLES * 6))",
|
||||
"BriefDescription": "Fraction of execute slots utilized",
|
||||
"MetricGroup": "TopDownL2",
|
||||
"MetricName": "pipe_utilization"
|
||||
"MetricGroup": "TopdownL2",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_BACKEND_MEM / CPU_CYCLES",
|
||||
"MetricName": "d_cache_l2_miss_rate",
|
||||
"MetricExpr": "((STALL_BACKEND_MEM / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled due to data L2 cache miss",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "d_cache_l2_miss"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_BACKEND_CACHE / CPU_CYCLES",
|
||||
"MetricName": "d_cache_miss_rate",
|
||||
"MetricExpr": "((STALL_BACKEND_CACHE / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled due to data cache miss",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "d_cache_miss"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_BACKEND_TLB / CPU_CYCLES",
|
||||
"MetricName": "d_tlb_miss_rate",
|
||||
"MetricExpr": "((STALL_BACKEND_TLB / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled due to data TLB miss",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "d_tlb_miss"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "FSU_ISSUED / (CPU_CYCLES * 2)",
|
||||
"MetricName": "fsu_pipe_utilization",
|
||||
"MetricExpr": "((FSU_ISSUED / (CPU_CYCLES * 2)) * 100)",
|
||||
"BriefDescription": "Fraction of FSU execute slots utilized",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "fsu_pipe_utilization"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_FRONTEND_CACHE / CPU_CYCLES",
|
||||
"MetricName": "i_cache_miss_rate",
|
||||
"MetricExpr": "((STALL_FRONTEND_CACHE / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled due to instruction cache miss",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "i_cache_miss"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": " STALL_FRONTEND_TLB / CPU_CYCLES ",
|
||||
"MetricName": "i_tlb_miss_rate",
|
||||
"MetricExpr": "((STALL_FRONTEND_TLB / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled due to instruction TLB miss",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "i_tlb_miss"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IXU_NUM_UOPS_ISSUED / (CPU_CYCLES / 4)",
|
||||
"MetricName": "ixu_pipe_utilization",
|
||||
"MetricExpr": "((IXU_NUM_UOPS_ISSUED / (CPU_CYCLES * #slots)) * 100)",
|
||||
"BriefDescription": "Fraction of IXU execute slots utilized",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "ixu_pipe_utilization"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IDR_STALL_FLUSH / CPU_CYCLES",
|
||||
"MetricName": "stall_recovery_rate",
|
||||
"MetricExpr": "((IDR_STALL_FLUSH / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled due to flush recovery",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "recovery"
|
||||
"MetricGroup": "TopdownL3",
|
||||
"ScaleUnit": "1percent of slots"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "STALL_BACKEND_RESOURCE / CPU_CYCLES",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled due to core resource shortage",
|
||||
"MetricGroup": "TopDownL3",
|
||||
"MetricName": "resource"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IDR_STALL_FSU_SCHED / CPU_CYCLES ",
|
||||
"MetricName": "stall_fsu_sched_rate",
|
||||
"MetricExpr": "((IDR_STALL_FSU_SCHED / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled and FSU was full",
|
||||
"MetricGroup": "TopDownL4",
|
||||
"MetricName": "stall_fsu_sched"
|
||||
"MetricGroup": "TopdownL4",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IDR_STALL_IXU_SCHED / CPU_CYCLES ",
|
||||
"MetricName": "stall_ixu_sched_rate",
|
||||
"MetricExpr": "((IDR_STALL_IXU_SCHED / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled and IXU was full",
|
||||
"MetricGroup": "TopDownL4",
|
||||
"MetricName": "stall_ixu_sched"
|
||||
"MetricGroup": "TopdownL4",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IDR_STALL_LOB_ID / CPU_CYCLES ",
|
||||
"MetricName": "stall_lob_id_rate",
|
||||
"MetricExpr": "((IDR_STALL_LOB_ID / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled and LOB was full",
|
||||
"MetricGroup": "TopDownL4",
|
||||
"MetricName": "stall_lob_id"
|
||||
"MetricGroup": "TopdownL4",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IDR_STALL_ROB_ID / CPU_CYCLES",
|
||||
"MetricName": "stall_rob_id_rate",
|
||||
"MetricExpr": "((IDR_STALL_ROB_ID / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled and ROB was full",
|
||||
"MetricGroup": "TopDownL4",
|
||||
"MetricName": "stall_rob_id"
|
||||
"MetricGroup": "TopdownL4",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricExpr": "IDR_STALL_SOB_ID / CPU_CYCLES ",
|
||||
"MetricName": "stall_sob_id_rate",
|
||||
"MetricExpr": "((IDR_STALL_SOB_ID / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "Fraction of cycles the CPU was stalled and SOB was full",
|
||||
"MetricGroup": "TopDownL4",
|
||||
"MetricName": "stall_sob_id"
|
||||
"MetricGroup": "TopdownL4",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
}
|
||||
]
|
||||
|
266
tools/perf/pmu-events/arch/arm64/arm/cmn/sys/cmn.json
Normal file
266
tools/perf/pmu-events/arch/arm64/arm/cmn/sys/cmn.json
Normal file
@ -0,0 +1,266 @@
|
||||
[
|
||||
{
|
||||
"EventName": "hnf_cache_miss",
|
||||
"EventidCode": "0x1",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts total cache misses in first lookup result (high priority).",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_slc_sf_cache_access",
|
||||
"EventidCode": "0x2",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of cache accesses in first access (high priority).",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_cache_fill",
|
||||
"EventidCode": "0x3",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts total allocations in HN SLC (all cache line allocations to SLC).",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_pocq_retry",
|
||||
"EventidCode": "0x4",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of retried requests.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_pocq_reqs_recvd",
|
||||
"EventidCode": "0x5",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of requests that HN receives.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_sf_hit",
|
||||
"EventidCode": "0x6",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of SF hits.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_sf_evictions",
|
||||
"EventidCode": "0x7",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of SF eviction cache invalidations initiated.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_dir_snoops_sent",
|
||||
"EventidCode": "0x8",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of directed snoops sent (not including SF back invalidation).",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_brd_snoops_sent",
|
||||
"EventidCode": "0x9",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of multicast snoops sent (not including SF back invalidation).",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_slc_eviction",
|
||||
"EventidCode": "0xa",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of SLC evictions (dirty only).",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_slc_fill_invalid_way",
|
||||
"EventidCode": "0xb",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of SLC fills to an invalid way.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_mc_retries",
|
||||
"EventidCode": "0xc",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of retried transactions by the MC.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_mc_reqs",
|
||||
"EventidCode": "0xd",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of requests that are sent to MC.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hnf_qos_hh_retry",
|
||||
"EventidCode": "0xe",
|
||||
"NodeType": "0x5",
|
||||
"BriefDescription": "Counts number of times a HighHigh priority request is protocolretried at the HN‑F.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "rnid_s0_rdata_beats",
|
||||
"EventidCode": "0x1",
|
||||
"NodeType": "0xa",
|
||||
"BriefDescription": "Number of RData beats (RVALID and RREADY) dispatched on port 0. This event measures the read bandwidth, including CMO responses.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "rnid_s1_rdata_beats",
|
||||
"EventidCode": "0x2",
|
||||
"NodeType": "0xa",
|
||||
"BriefDescription": "Number of RData beats (RVALID and RREADY) dispatched on port 1. This event measures the read bandwidth, including CMO responses.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "rnid_s2_rdata_beats",
|
||||
"EventidCode": "0x3",
|
||||
"NodeType": "0xa",
|
||||
"BriefDescription": "Number of RData beats (RVALID and RREADY) dispatched on port 2. This event measures the read bandwidth, including CMO responses.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "rnid_rxdat_flits",
|
||||
"EventidCode": "0x4",
|
||||
"NodeType": "0xa",
|
||||
"BriefDescription": "Number of RXDAT flits received. This event measures the true read data bandwidth, excluding CMOs.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "rnid_txdat_flits",
|
||||
"EventidCode": "0x5",
|
||||
"NodeType": "0xa",
|
||||
"BriefDescription": "Number of TXDAT flits dispatched. This event measures the write bandwidth.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "rnid_txreq_flits_total",
|
||||
"EventidCode": "0x6",
|
||||
"NodeType": "0xa",
|
||||
"BriefDescription": "Number of TXREQ flits dispatched. This event measures the total request bandwidth.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "rnid_txreq_flits_retried",
|
||||
"EventidCode": "0x7",
|
||||
"NodeType": "0xa",
|
||||
"BriefDescription": "Number of retried TXREQ flits dispatched. This event measures the retry rate.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "sbsx_txrsp_retryack",
|
||||
"EventidCode": "0x4",
|
||||
"NodeType": "0x7",
|
||||
"BriefDescription": "Number of RXREQ flits dispatched. This event is a measure of the retry rate.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "sbsx_txdat_flitv",
|
||||
"EventidCode": "0x5",
|
||||
"NodeType": "0x7",
|
||||
"BriefDescription": "Number of TXDAT flits dispatched from XP to SBSX. This event is a measure of the write bandwidth.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "sbsx_arvalid_no_arready",
|
||||
"EventidCode": "0x21",
|
||||
"NodeType": "0x7",
|
||||
"BriefDescription": "Number of cycles the SBSX bridge is stalled because of backpressure on AR channel.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "sbsx_awvalid_no_awready",
|
||||
"EventidCode": "0x22",
|
||||
"NodeType": "0x7",
|
||||
"BriefDescription": "Number of cycles the SBSX bridge is stalled because of backpressure on AW channel.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "sbsx_wvalid_no_wready",
|
||||
"EventidCode": "0x23",
|
||||
"NodeType": "0x7",
|
||||
"BriefDescription": "Number of cycles the SBSX bridge is stalled because of backpressure on W channel.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hni_txrsp_retryack",
|
||||
"EventidCode": "0x2a",
|
||||
"NodeType": "0x4",
|
||||
"BriefDescription": "Number of RXREQ flits dispatched. This event is a measure of the retry rate.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hni_arvalid_no_arready",
|
||||
"EventidCode": "0x2b",
|
||||
"NodeType": "0x4",
|
||||
"BriefDescription": "Number of cycles the HN-I bridge is stalled because of backpressure on AR channel.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hni_arready_no_arvalid",
|
||||
"EventidCode": "0x2c",
|
||||
"NodeType": "0x4",
|
||||
"BriefDescription": "Number of cycles the AR channel is waiting for new requests from HN-I bridge.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hni_awvalid_no_awready",
|
||||
"EventidCode": "0x2d",
|
||||
"NodeType": "0x4",
|
||||
"BriefDescription": "Number of cycles the HN-I bridge is stalled because of backpressure on AW channel.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hni_awready_no_awvalid",
|
||||
"EventidCode": "0x2e",
|
||||
"NodeType": "0x4",
|
||||
"BriefDescription": "Number of cycles the AW channel is waiting for new requests from HN-I bridge.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hni_wvalid_no_wready",
|
||||
"EventidCode": "0x2f",
|
||||
"NodeType": "0x4",
|
||||
"BriefDescription": "Number of cycles the HN-I bridge is stalled because of backpressure on W channel.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"EventName": "hni_txdat_stall",
|
||||
"EventidCode": "0x30",
|
||||
"NodeType": "0x4",
|
||||
"BriefDescription": "TXDAT valid but no link credit available.",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
}
|
||||
]
|
74
tools/perf/pmu-events/arch/arm64/arm/cmn/sys/metric.json
Normal file
74
tools/perf/pmu-events/arch/arm64/arm/cmn/sys/metric.json
Normal file
@ -0,0 +1,74 @@
|
||||
[
|
||||
{
|
||||
"MetricName": "slc_miss_rate",
|
||||
"BriefDescription": "The system level cache miss rate.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "hnf_cache_miss / hnf_slc_sf_cache_access",
|
||||
"ScaleUnit": "100%",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"MetricName": "hnf_message_retry_rate",
|
||||
"BriefDescription": "HN-F message retry rate indicates whether a lack of credits is causing the bottlenecks.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "hnf_pocq_retry / hnf_pocq_reqs_recvd",
|
||||
"ScaleUnit": "100%",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"MetricName": "sf_hit_rate",
|
||||
"BriefDescription": "Snoop filter hit rate can be used to measure the snoop filter efficiency.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "hnf_sf_hit / hnf_slc_sf_cache_access",
|
||||
"ScaleUnit": "100%",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"MetricName": "mc_message_retry_rate",
|
||||
"BriefDescription": "The memory controller request retries rate indicates whether the memory controller is the bottleneck.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "hnf_mc_retries / hnf_mc_reqs",
|
||||
"ScaleUnit": "100%",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"MetricName": "rni_actual_read_bandwidth.all",
|
||||
"BriefDescription": "This event measure the actual bandwidth that RN-I bridge sends to the interconnect.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "rnid_rxdat_flits * 32 / 1e6 / duration_time",
|
||||
"ScaleUnit": "1MB/s",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"MetricName": "rni_actual_write_bandwidth.all",
|
||||
"BriefDescription": "This event measures the actual write bandwidth at RN-I bridges.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "rnid_txdat_flits * 32 / 1e6 / duration_time",
|
||||
"ScaleUnit": "1MB/s",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"MetricName": "rni_retry_rate",
|
||||
"BriefDescription": "RN-I bridge retry rate indicates whether the memory controller is the bottleneck.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "rnid_txreq_flits_retried / rnid_txreq_flits_total",
|
||||
"ScaleUnit": "100%",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
},
|
||||
{
|
||||
"MetricName": "sbsx_actual_write_bandwidth.all",
|
||||
"BriefDescription": "sbsx actual write bandwidth.",
|
||||
"MetricGroup": "cmn",
|
||||
"MetricExpr": "sbsx_txdat_flitv * 32 / 1e6 / duration_time",
|
||||
"ScaleUnit": "1MB/s",
|
||||
"Unit": "arm_cmn",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
}
|
||||
]
|
@ -1,8 +0,0 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "BR_MIS_PRED"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_PRED"
|
||||
}
|
||||
]
|
@ -1,20 +1,18 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "CPU_CYCLES"
|
||||
"ArchStdEvent": "BUS_ACCESS",
|
||||
"PublicDescription": "Counts memory transactions issued by the CPU to the external bus, including snoop requests and snoop responses. Each beat of data is counted individually."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BUS_ACCESS"
|
||||
"ArchStdEvent": "BUS_CYCLES",
|
||||
"PublicDescription": "Counts bus cycles in the CPU. Bus cycles represent a clock cycle in which a transaction could be sent or received on the interface from the CPU to the external bus. Since that interface is driven at the same clock speed as the CPU, this event is a duplicate of CPU_CYCLES."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BUS_CYCLES"
|
||||
"ArchStdEvent": "BUS_ACCESS_RD",
|
||||
"PublicDescription": "Counts memory read transactions seen on the external bus. Each beat of data is counted individually."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BUS_ACCESS_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BUS_ACCESS_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "CNT_CYCLES"
|
||||
"ArchStdEvent": "BUS_ACCESS_WR",
|
||||
"PublicDescription": "Counts memory write transactions seen on the external bus. Each beat of data is counted individually."
|
||||
}
|
||||
]
|
||||
|
@ -1,155 +0,0 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "L1I_CACHE_REFILL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1I_TLB_REFILL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_REFILL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1I_CACHE"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WB"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_REFILL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WB"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_ALLOCATE"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1I_TLB"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_ALLOCATE"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_REFILL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_REFILL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DTLB_WALK"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ITLB_WALK"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "LL_CACHE_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "LL_CACHE_MISS_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_LMISS_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_INNER"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_OUTER"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WB_VICTIM"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WB_CLEAN"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_INVAL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_REFILL_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_REFILL_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_REFILL_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_REFILL_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WB_VICTIM"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WB_CLEAN"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_INVAL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_REFILL_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_REFILL_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_WR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1I_CACHE_LMISS"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_LMISS_RD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_LMISS_RD"
|
||||
}
|
||||
]
|
@ -1,47 +1,62 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "EXC_TAKEN"
|
||||
"ArchStdEvent": "EXC_TAKEN",
|
||||
"PublicDescription": "Counts any taken architecturally visible exceptions such as IRQ, FIQ, SError, and other synchronous exceptions. Exceptions are counted whether or not they are taken locally."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "MEMORY_ERROR"
|
||||
"ArchStdEvent": "EXC_RETURN",
|
||||
"PublicDescription": "Counts any architecturally executed exception return instructions. Eg: AArch64: ERET"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_UNDEF"
|
||||
"ArchStdEvent": "EXC_UNDEF",
|
||||
"PublicDescription": "Counts the number of synchronous exceptions which are taken locally that are due to attempting to execute an instruction that is UNDEFINED. Attempting to execute instruction bit patterns that have not been allocated. Attempting to execute instructions when they are disabled. Attempting to execute instructions at an inappropriate Exception level. Attempting to execute an instruction when the value of PSTATE.IL is 1."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_SVC"
|
||||
"ArchStdEvent": "EXC_SVC",
|
||||
"PublicDescription": "Counts SVC exceptions taken locally."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_PABORT"
|
||||
"ArchStdEvent": "EXC_PABORT",
|
||||
"PublicDescription": "Counts synchronous exceptions that are taken locally and caused by Instruction Aborts."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_DABORT"
|
||||
"ArchStdEvent": "EXC_DABORT",
|
||||
"PublicDescription": "Counts exceptions that are taken locally and are caused by data aborts or SErrors. Conditions that could cause those exceptions are attempting to read or write memory where the MMU generates a fault, attempting to read or write memory with a misaligned address, interrupts from the nSEI inputs and internally generated SErrors."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_IRQ"
|
||||
"ArchStdEvent": "EXC_IRQ",
|
||||
"PublicDescription": "Counts IRQ exceptions including the virtual IRQs that are taken locally."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_FIQ"
|
||||
"ArchStdEvent": "EXC_FIQ",
|
||||
"PublicDescription": "Counts FIQ exceptions including the virtual FIQs that are taken locally."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_SMC"
|
||||
"ArchStdEvent": "EXC_SMC",
|
||||
"PublicDescription": "Counts SMC exceptions take to EL3."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_HVC"
|
||||
"ArchStdEvent": "EXC_HVC",
|
||||
"PublicDescription": "Counts HVC exceptions taken to EL2."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_TRAP_PABORT"
|
||||
"ArchStdEvent": "EXC_TRAP_PABORT",
|
||||
"PublicDescription": "Counts exceptions which are traps not taken locally and are caused by Instruction Aborts. For example, attempting to execute an instruction with a misaligned PC."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_TRAP_DABORT"
|
||||
"ArchStdEvent": "EXC_TRAP_DABORT",
|
||||
"PublicDescription": "Counts exceptions which are traps not taken locally and are caused by Data Aborts or SError interrupts. Conditions that could cause those exceptions are:\n\n1. Attempting to read or write memory where the MMU generates a fault,\n2. Attempting to read or write memory with a misaligned address,\n3. Interrupts from the SEI input.\n4. internally generated SErrors."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_TRAP_OTHER"
|
||||
"ArchStdEvent": "EXC_TRAP_OTHER",
|
||||
"PublicDescription": "Counts the number of synchronous trap exceptions which are not taken locally and are not SVC, SMC, HVC, data aborts, Instruction Aborts, or interrupts."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_TRAP_IRQ"
|
||||
"ArchStdEvent": "EXC_TRAP_IRQ",
|
||||
"PublicDescription": "Counts IRQ exceptions including the virtual IRQs that are not taken locally."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_TRAP_FIQ"
|
||||
"ArchStdEvent": "EXC_TRAP_FIQ",
|
||||
"PublicDescription": "Counts FIQs which are not taken locally but taken from EL0, EL1,\n or EL2 to EL3 (which would be the normal behavior for FIQs when not executing\n in EL3)."
|
||||
}
|
||||
]
|
||||
|
@ -0,0 +1,10 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "FP_SCALE_OPS_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed scalable single precision floating point operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "FP_FIXED_OPS_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed non-scalable single precision floating point operations."
|
||||
}
|
||||
]
|
@ -0,0 +1,10 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "CPU_CYCLES",
|
||||
"PublicDescription": "Counts CPU clock cycles (not timer cycles). The clock measured by this event is defined as the physical clock driving the CPU logic."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "CNT_CYCLES",
|
||||
"PublicDescription": "Counts constant frequency cycles"
|
||||
}
|
||||
]
|
@ -1,119 +0,0 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "SW_INCR"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "INST_RETIRED"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "EXC_RETURN"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "CID_WRITE_RETIRED"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "INST_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "TTBR_WRITE_RETIRED"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_RETIRED"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_MIS_PRED_RETIRED"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "OP_RETIRED"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "OP_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "LDREX_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STREX_PASS_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STREX_FAIL_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STREX_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "LD_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ST_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DP_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ASE_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "VFP_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "PC_WRITE_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "CRYPTO_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_IMMED_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_RETURN_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_INDIRECT_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ISB_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DSB_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DMB_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "RC_LD_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "RC_ST_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ASE_INST_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_INST_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_EMPTY_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_FULL_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_PARTIAL_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_LDFF_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_LDFF_FAULT_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "FP_SCALE_OPS_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "FP_FIXED_OPS_SPEC"
|
||||
}
|
||||
]
|
@ -0,0 +1,54 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL",
|
||||
"PublicDescription": "Counts level 1 data cache refills caused by speculatively executed load or store operations that missed in the level 1 data cache. This event only counts one event per cache line. This event does not count cache line allocations from preload instructions or from hardware cache prefetching."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE",
|
||||
"PublicDescription": "Counts level 1 data cache accesses from any load/store operations. Atomic operations that resolve in the CPUs caches (near atomic operations) counts as both a write access and read access. Each access to a cache line is counted including the multiple accesses caused by single instructions such as LDM or STM. Each access to other level 1 data or unified memory structures, for example refill buffers, write buffers, and write-back buffers, are also counted."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WB",
|
||||
"PublicDescription": "Counts write-backs of dirty data from the L1 data cache to the L2 cache. This occurs when either a dirty cache line is evicted from L1 data cache and allocated in the L2 cache or dirty data is written to the L2 and possibly to the next level of cache. This event counts both victim cache line evictions and cache write-backs from snoops or cache maintenance operations. The following cache operations are not counted:\n\n1. Invalidations which do not result in data being transferred out of the L1 (such as evictions of clean data),\n2. Full line writes which write to L2 without writing L1, such as write streaming mode."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_LMISS_RD",
|
||||
"PublicDescription": "Counts cache line refills into the level 1 data cache from any memory read operations, that incurred additional latency."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_RD",
|
||||
"PublicDescription": "Counts level 1 data cache accesses from any load operation. Atomic load operations that resolve in the CPUs caches counts as both a write access and read access."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WR",
|
||||
"PublicDescription": "Counts level 1 data cache accesses generated by store operations. This event also counts accesses caused by a DC ZVA (data cache zero, specified by virtual address) instruction. Near atomic operations that resolve in the CPUs caches count as a write access and read access."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_RD",
|
||||
"PublicDescription": "Counts level 1 data cache refills caused by speculatively executed load instructions where the memory read operation misses in the level 1 data cache. This event only counts one event per cache line."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_WR",
|
||||
"PublicDescription": "Counts level 1 data cache refills caused by speculatively executed store instructions where the memory write operation misses in the level 1 data cache. This event only counts one event per cache line."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_INNER",
|
||||
"PublicDescription": "Counts level 1 data cache refills where the cache line data came from caches inside the immediate cluster of the core."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_REFILL_OUTER",
|
||||
"PublicDescription": "Counts level 1 data cache refills for which the cache line data came from outside the immediate cluster of the core, like an SLC in the system interconnect or DRAM."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WB_VICTIM",
|
||||
"PublicDescription": "Counts dirty cache line evictions from the level 1 data cache caused by a new cache line allocation. This event does not count evictions caused by cache maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_WB_CLEAN",
|
||||
"PublicDescription": "Counts write-backs from the level 1 data cache that are a result of a coherency operation made by another CPU. Event count includes cache maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_CACHE_INVAL",
|
||||
"PublicDescription": "Counts each explicit invalidation of a cache line in the level 1 data cache caused by:\n\n- Cache Maintenance Operations (CMO) that operate by a virtual address.\n- Broadcast cache coherency operations from another CPU in the system.\n\nThis event does not count for the following conditions:\n\n1. A cache refill invalidates a cache line.\n2. A CMO which is executed on that CPU and invalidates a cache line specified by set/way.\n\nNote that CMOs that operate by set/way cannot be broadcast from one CPU to another."
|
||||
}
|
||||
]
|
@ -0,0 +1,14 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "L1I_CACHE_REFILL",
|
||||
"PublicDescription": "Counts cache line refills in the level 1 instruction cache caused by a missed instruction fetch. Instruction fetches may include accessing multiple instructions, but the single cache line allocation is counted once."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1I_CACHE",
|
||||
"PublicDescription": "Counts instruction fetches which access the level 1 instruction cache. Instruction cache accesses caused by cache maintenance operations are not counted."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1I_CACHE_LMISS",
|
||||
"PublicDescription": "Counts cache line refills into the level 1 instruction cache, that incurred additional latency."
|
||||
}
|
||||
]
|
@ -0,0 +1,50 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE",
|
||||
"PublicDescription": "Counts level 2 cache accesses. level 2 cache is a unified cache for data and instruction accesses. Accesses are for misses in the first level caches or translation resolutions due to accesses. This event also counts write back of dirty data from level 1 data cache to the L2 cache."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_REFILL",
|
||||
"PublicDescription": "Counts cache line refills into the level 2 cache. level 2 cache is a unified cache for data and instruction accesses. Accesses are for misses in the level 1 caches or translation resolutions due to accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WB",
|
||||
"PublicDescription": "Counts write-backs of data from the L2 cache to outside the CPU. This includes snoops to the L2 (from other CPUs) which return data even if the snoops cause an invalidation. L2 cache line invalidations which do not write data outside the CPU and snoops which return data from an L1 cache are not counted. Data would not be written outside the cache when invalidating a clean cache line."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_ALLOCATE",
|
||||
"PublicDescription": "TBD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_RD",
|
||||
"PublicDescription": "Counts level 2 cache accesses due to memory read operations. level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 caches or translation resolutions due to accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WR",
|
||||
"PublicDescription": "Counts level 2 cache accesses due to memory write operations. level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 caches or translation resolutions due to accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_REFILL_RD",
|
||||
"PublicDescription": "Counts refills for memory accesses due to memory read operation counted by L2D_CACHE_RD. level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 caches or translation resolutions due to accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_REFILL_WR",
|
||||
"PublicDescription": "Counts refills for memory accesses due to memory write operation counted by L2D_CACHE_WR. level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 caches or translation resolutions due to accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WB_VICTIM",
|
||||
"PublicDescription": "Counts evictions from the level 2 cache because of a line being allocated into the L2 cache."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_WB_CLEAN",
|
||||
"PublicDescription": "Counts write-backs from the level 2 cache that are a result of either:\n\n1. Cache maintenance operations,\n\n2. Snoop responses or,\n\n3. Direct cache transfers to another CPU due to a forwarding snoop request."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_INVAL",
|
||||
"PublicDescription": "Counts each explicit invalidation of a cache line in the level 2 cache by cache maintenance operations that operate by a virtual address, or by external coherency operations. This event does not count if either:\n\n1. A cache refill invalidates a cache line or,\n2. A Cache Maintenance Operation (CMO), which invalidates a cache line specified by set/way, is executed on that CPU.\n\nCMOs that operate by set/way cannot be broadcast from one CPU to another."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_CACHE_LMISS_RD",
|
||||
"PublicDescription": "Counts cache line refills into the level 2 unified cache from any memory read operations that incurred additional latency."
|
||||
}
|
||||
]
|
@ -0,0 +1,22 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_ALLOCATE",
|
||||
"PublicDescription": "Counts level 3 cache line allocates that do not fetch data from outside the level 3 data or unified cache. For example, allocates due to streaming stores."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_REFILL",
|
||||
"PublicDescription": "Counts level 3 accesses that receive data from outside the L3 cache."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE",
|
||||
"PublicDescription": "Counts level 3 cache accesses. level 3 cache is a unified cache for data and instruction accesses. Accesses are for misses in the lower level caches or translation resolutions due to accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_RD",
|
||||
"PublicDescription": "TBD"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L3D_CACHE_LMISS_RD",
|
||||
"PublicDescription": "Counts any cache line refill into the level 3 cache from memory read operations that incurred additional latency."
|
||||
}
|
||||
]
|
@ -0,0 +1,10 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "LL_CACHE_RD",
|
||||
"PublicDescription": "Counts read transactions that were returned from outside the core cluster. This event counts when the system register CPUECTLR.EXTLLC bit is set. This event counts read transactions returned from outside the core if those transactions are either hit in the system level cache or missed in the SLC and are returned from any other external sources."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "LL_CACHE_MISS_RD",
|
||||
"PublicDescription": "Counts read transactions that were returned from outside the core cluster but missed in the system level cache. This event counts when the system register CPUECTLR.EXTLLC bit is set. This event counts read transactions returned from outside the core if those transactions are missed in the System level Cache. The data source of the transaction is indicated by a field in the CHI transaction returning to the CPU. This event does not count reads caused by cache maintenance operations."
|
||||
}
|
||||
]
|
@ -1,23 +1,22 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "MEM_ACCESS"
|
||||
"ArchStdEvent": "MEM_ACCESS",
|
||||
"PublicDescription": "Counts memory accesses issued by the CPU load store unit, where those accesses are issued due to load or store operations. This event counts memory accesses no matter whether the data is received from any level of cache hierarchy or external memory. If memory accesses are broken up into smaller transactions than what were specified in the load or store instructions, then the event counts those smaller memory transactions."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "REMOTE_ACCESS"
|
||||
"ArchStdEvent": "MEMORY_ERROR",
|
||||
"PublicDescription": "Counts any detected correctable or uncorrectable physical memory errors (ECC or parity) in protected CPUs RAMs. On the core, this event counts errors in the caches (including data and tag rams). Any detected memory error (from either a speculative and abandoned access, or an architecturally executed access) is counted. Note that errors are only detected when the actual protected memory is accessed by an operation."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "MEM_ACCESS_RD"
|
||||
"ArchStdEvent": "REMOTE_ACCESS",
|
||||
"PublicDescription": "Counts accesses to another chip, which is implemented as a different CMN mesh in the system. If the CHI bus response back to the core indicates that the data source is from another chip (mesh), then the counter is updated. If no data is returned, even if the system snoops another chip/mesh, then the counter is not updated."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "MEM_ACCESS_WR"
|
||||
"ArchStdEvent": "MEM_ACCESS_RD",
|
||||
"PublicDescription": "Counts memory accesses issued by the CPU due to load operations. The event counts any memory load access, no matter whether the data is received from any level of cache hierarchy or external memory. The event also counts atomic load operations. If memory accesses are broken up by the load/store unit into smaller transactions that are issued by the bus interface, then the event counts those smaller transactions."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "UNALIGNED_LD_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "UNALIGNED_ST_SPEC"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "UNALIGNED_LDST_SPEC"
|
||||
"ArchStdEvent": "MEM_ACCESS_WR",
|
||||
"PublicDescription": "Counts memory accesses issued by the CPU due to store operations. The event counts any memory store access, no matter whether the data is located in any level of cache or external memory. The event also counts atomic load and store operations. If memory accesses are broken up by the load/store unit into smaller transactions that are issued by the bus interface, then the event counts those smaller transactions."
|
||||
}
|
||||
]
|
||||
|
233
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/metrics.json
Normal file
233
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/metrics.json
Normal file
@ -0,0 +1,233 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "backend_bound"
|
||||
},
|
||||
{
|
||||
"MetricName": "backend_stalled_cycles",
|
||||
"MetricExpr": "((STALL_BACKEND / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "This metric is the percentage of cycles that were stalled due to resource constraints in the backend unit of the processor.",
|
||||
"MetricGroup": "Cycle_Accounting",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "bad_speculation",
|
||||
"MetricExpr": "(100 * (((1 - (OP_RETIRED / OP_SPEC)) * (1 - (STALL_SLOT / (CPU_CYCLES * 8)))) + ((BR_MIS_PRED * 4) / CPU_CYCLES)))"
|
||||
},
|
||||
{
|
||||
"MetricName": "branch_misprediction_ratio",
|
||||
"MetricExpr": "(BR_MIS_PRED_RETIRED / BR_RETIRED)",
|
||||
"BriefDescription": "This metric measures the ratio of branches mispredicted to the total number of branches architecturally executed. This gives an indication of the effectiveness of the branch prediction unit.",
|
||||
"MetricGroup": "Miss_Ratio;Branch_Effectiveness",
|
||||
"ScaleUnit": "1per branch"
|
||||
},
|
||||
{
|
||||
"MetricName": "branch_mpki",
|
||||
"MetricExpr": "((BR_MIS_PRED_RETIRED / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of branch mispredictions per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;Branch_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "branch_percentage",
|
||||
"MetricExpr": "(((BR_IMMED_SPEC + BR_INDIRECT_SPEC) / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures branch operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricName": "crypto_percentage",
|
||||
"MetricExpr": "((CRYPTO_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures crypto operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricName": "dtlb_mpki",
|
||||
"MetricExpr": "((DTLB_WALK / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of data TLB Walks per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;DTLB_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "dtlb_walk_ratio",
|
||||
"MetricExpr": "(DTLB_WALK / L1D_TLB)",
|
||||
"BriefDescription": "This metric measures the ratio of data TLB Walks to the total number of data TLB accesses. This gives an indication of the effectiveness of the data TLB accesses.",
|
||||
"MetricGroup": "Miss_Ratio;DTLB_Effectiveness",
|
||||
"ScaleUnit": "1per TLB access"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "frontend_bound",
|
||||
"MetricExpr": "(100 * ((STALL_SLOT_FRONTEND / (CPU_CYCLES * 8)) - ((BR_MIS_PRED * 4) / CPU_CYCLES)))"
|
||||
},
|
||||
{
|
||||
"MetricName": "frontend_stalled_cycles",
|
||||
"MetricExpr": "((STALL_FRONTEND / CPU_CYCLES) * 100)",
|
||||
"BriefDescription": "This metric is the percentage of cycles that were stalled due to resource constraints in the frontend unit of the processor.",
|
||||
"MetricGroup": "Cycle_Accounting",
|
||||
"ScaleUnit": "1percent of cycles"
|
||||
},
|
||||
{
|
||||
"MetricName": "integer_dp_percentage",
|
||||
"MetricExpr": "((DP_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures scalar integer operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricName": "ipc",
|
||||
"MetricExpr": "(INST_RETIRED / CPU_CYCLES)",
|
||||
"BriefDescription": "This metric measures the number of instructions retired per cycle.",
|
||||
"MetricGroup": "General",
|
||||
"ScaleUnit": "1per cycle"
|
||||
},
|
||||
{
|
||||
"MetricName": "itlb_mpki",
|
||||
"MetricExpr": "((ITLB_WALK / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of instruction TLB Walks per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;ITLB_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "itlb_walk_ratio",
|
||||
"MetricExpr": "(ITLB_WALK / L1I_TLB)",
|
||||
"BriefDescription": "This metric measures the ratio of instruction TLB Walks to the total number of instruction TLB accesses. This gives an indication of the effectiveness of the instruction TLB accesses.",
|
||||
"MetricGroup": "Miss_Ratio;ITLB_Effectiveness",
|
||||
"ScaleUnit": "1per TLB access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1d_cache_miss_ratio",
|
||||
"MetricExpr": "(L1D_CACHE_REFILL / L1D_CACHE)",
|
||||
"BriefDescription": "This metric measures the ratio of level 1 data cache accesses missed to the total number of level 1 data cache accesses. This gives an indication of the effectiveness of the level 1 data cache.",
|
||||
"MetricGroup": "Miss_Ratio;L1D_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1d_cache_mpki",
|
||||
"MetricExpr": "((L1D_CACHE_REFILL / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of level 1 data cache accesses missed per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;L1D_Cache_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1d_tlb_miss_ratio",
|
||||
"MetricExpr": "(L1D_TLB_REFILL / L1D_TLB)",
|
||||
"BriefDescription": "This metric measures the ratio of level 1 data TLB accesses missed to the total number of level 1 data TLB accesses. This gives an indication of the effectiveness of the level 1 data TLB.",
|
||||
"MetricGroup": "Miss_Ratio;DTLB_Effectiveness",
|
||||
"ScaleUnit": "1per TLB access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1d_tlb_mpki",
|
||||
"MetricExpr": "((L1D_TLB_REFILL / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of level 1 instruction TLB accesses missed per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;DTLB_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1i_cache_miss_ratio",
|
||||
"MetricExpr": "(L1I_CACHE_REFILL / L1I_CACHE)",
|
||||
"BriefDescription": "This metric measures the ratio of level 1 instruction cache accesses missed to the total number of level 1 instruction cache accesses. This gives an indication of the effectiveness of the level 1 instruction cache.",
|
||||
"MetricGroup": "Miss_Ratio;L1I_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1i_cache_mpki",
|
||||
"MetricExpr": "((L1I_CACHE_REFILL / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of level 1 instruction cache accesses missed per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;L1I_Cache_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1i_tlb_miss_ratio",
|
||||
"MetricExpr": "(L1I_TLB_REFILL / L1I_TLB)",
|
||||
"BriefDescription": "This metric measures the ratio of level 1 instruction TLB accesses missed to the total number of level 1 instruction TLB accesses. This gives an indication of the effectiveness of the level 1 instruction TLB.",
|
||||
"MetricGroup": "Miss_Ratio;ITLB_Effectiveness",
|
||||
"ScaleUnit": "1per TLB access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l1i_tlb_mpki",
|
||||
"MetricExpr": "((L1I_TLB_REFILL / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of level 1 instruction TLB accesses missed per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;ITLB_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "l2_cache_miss_ratio",
|
||||
"MetricExpr": "(L2D_CACHE_REFILL / L2D_CACHE)",
|
||||
"BriefDescription": "This metric measures the ratio of level 2 cache accesses missed to the total number of level 2 cache accesses. This gives an indication of the effectiveness of the level 2 cache, which is a unified cache that stores both data and instruction. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.",
|
||||
"MetricGroup": "Miss_Ratio;L2_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l2_cache_mpki",
|
||||
"MetricExpr": "((L2D_CACHE_REFILL / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of level 2 unified cache accesses missed per thousand instructions executed. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.",
|
||||
"MetricGroup": "MPKI;L2_Cache_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "l2_tlb_miss_ratio",
|
||||
"MetricExpr": "(L2D_TLB_REFILL / L2D_TLB)",
|
||||
"BriefDescription": "This metric measures the ratio of level 2 unified TLB accesses missed to the total number of level 2 unified TLB accesses. This gives an indication of the effectiveness of the level 2 TLB.",
|
||||
"MetricGroup": "Miss_Ratio;ITLB_Effectiveness;DTLB_Effectiveness",
|
||||
"ScaleUnit": "1per TLB access"
|
||||
},
|
||||
{
|
||||
"MetricName": "l2_tlb_mpki",
|
||||
"MetricExpr": "((L2D_TLB_REFILL / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of level 2 unified TLB accesses missed per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;ITLB_Effectiveness;DTLB_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "ll_cache_read_hit_ratio",
|
||||
"MetricExpr": "((LL_CACHE_RD - LL_CACHE_MISS_RD) / LL_CACHE_RD)",
|
||||
"BriefDescription": "This metric measures the ratio of last level cache read accesses hit in the cache to the total number of last level cache accesses. This gives an indication of the effectiveness of the last level cache for read traffic. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a system level cache.",
|
||||
"MetricGroup": "LL_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "ll_cache_read_miss_ratio",
|
||||
"MetricExpr": "(LL_CACHE_MISS_RD / LL_CACHE_RD)",
|
||||
"BriefDescription": "This metric measures the ratio of last level cache read accesses missed to the total number of last level cache accesses. This gives an indication of the effectiveness of the last level cache for read traffic. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a system level cache.",
|
||||
"MetricGroup": "Miss_Ratio;LL_Cache_Effectiveness",
|
||||
"ScaleUnit": "1per cache access"
|
||||
},
|
||||
{
|
||||
"MetricName": "ll_cache_read_mpki",
|
||||
"MetricExpr": "((LL_CACHE_MISS_RD / INST_RETIRED) * 1000)",
|
||||
"BriefDescription": "This metric measures the number of last level cache read accesses missed per thousand instructions executed.",
|
||||
"MetricGroup": "MPKI;LL_Cache_Effectiveness",
|
||||
"ScaleUnit": "1MPKI"
|
||||
},
|
||||
{
|
||||
"MetricName": "load_percentage",
|
||||
"MetricExpr": "((LD_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures load operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "retiring"
|
||||
},
|
||||
{
|
||||
"MetricName": "scalar_fp_percentage",
|
||||
"MetricExpr": "((VFP_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures scalar floating point operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricName": "simd_percentage",
|
||||
"MetricExpr": "((ASE_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures advanced SIMD operations as a percentage of total operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
},
|
||||
{
|
||||
"MetricName": "store_percentage",
|
||||
"MetricExpr": "((ST_SPEC / INST_SPEC) * 100)",
|
||||
"BriefDescription": "This metric measures store operations as a percentage of operations speculatively executed.",
|
||||
"MetricGroup": "Operation_Mix",
|
||||
"ScaleUnit": "1percent of operations"
|
||||
}
|
||||
]
|
@ -1,23 +0,0 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "STALL_FRONTEND"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_BACKEND"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_SLOT_BACKEND"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_SLOT_FRONTEND"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_SLOT"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_BACKEND_MEM"
|
||||
}
|
||||
]
|
@ -0,0 +1,30 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "SW_INCR",
|
||||
"PublicDescription": "Counts software writes to the PMSWINC_EL0 (software PMU increment) register. The PMSWINC_EL0 register is a manually updated counter for use by application software.\n\nThis event could be used to measure any user program event, such as accesses to a particular data structure (by writing to the PMSWINC_EL0 register each time the data structure is accessed).\n\nTo use the PMSWINC_EL0 register and event, developers must insert instructions that write to the PMSWINC_EL0 register into the source code.\n\nSince the SW_INCR event records writes to the PMSWINC_EL0 register, there is no need to do a read/increment/write sequence to the PMSWINC_EL0 register."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "INST_RETIRED",
|
||||
"PublicDescription": "Counts instructions that have been architecturally executed."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "CID_WRITE_RETIRED",
|
||||
"PublicDescription": "Counts architecturally executed writes to the CONTEXTIDR register, which usually contain the kernel PID and can be output with hardware trace."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "TTBR_WRITE_RETIRED",
|
||||
"PublicDescription": "Counts architectural writes to TTBR0/1_EL1. If virtualization host extensions are enabled (by setting the HCR_EL2.E2H bit to 1), then accesses to TTBR0/1_EL1 that are redirected to TTBR0/1_EL2, or accesses to TTBR0/1_EL12, are counted. TTBRn registers are typically updated when the kernel is swapping user-space threads or applications."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_RETIRED",
|
||||
"PublicDescription": "Counts architecturally executed branches, whether the branch is taken or not. Instructions that explicitly write to the PC are also counted."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_MIS_PRED_RETIRED",
|
||||
"PublicDescription": "Counts branches counted by BR_RETIRED which were mispredicted and caused a pipeline flush."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "OP_RETIRED",
|
||||
"PublicDescription": "Counts micro-operations that are architecturally executed. This is a count of number of micro-operations retired from the commit queue in a single cycle."
|
||||
}
|
||||
]
|
18
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/spe.json
Normal file
18
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/spe.json
Normal file
@ -0,0 +1,18 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "SAMPLE_POP",
|
||||
"PublicDescription": "Counts statistical profiling sample population, the count of all operations that could be sampled but may or may not be chosen for sampling."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SAMPLE_FEED",
|
||||
"PublicDescription": "Counts statistical profiling samples taken for sampling."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SAMPLE_FILTRATE",
|
||||
"PublicDescription": "Counts statistical profiling samples taken which are not removed by filtering."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SAMPLE_COLLISION",
|
||||
"PublicDescription": "Counts statistical profiling samples that have collided with a previous sample and so therefore not taken."
|
||||
}
|
||||
]
|
@ -0,0 +1,110 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "BR_MIS_PRED",
|
||||
"PublicDescription": "Counts branches which are speculatively executed and mispredicted."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_PRED",
|
||||
"PublicDescription": "Counts branches speculatively executed and were predicted right."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "INST_SPEC",
|
||||
"PublicDescription": "Counts operations that have been speculatively executed."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "OP_SPEC",
|
||||
"PublicDescription": "Counts micro-operations speculatively executed. This is the count of the number of micro-operations dispatched in a cycle."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "UNALIGNED_LD_SPEC",
|
||||
"PublicDescription": "Counts unaligned memory read operations issued by the CPU. This event counts unaligned accesses (as defined by the actual instruction), even if they are subsequently issued as multiple aligned accesses. The event does not count preload operations (PLD, PLI)."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "UNALIGNED_ST_SPEC",
|
||||
"PublicDescription": "Counts unaligned memory write operations issued by the CPU. This event counts unaligned accesses (as defined by the actual instruction), even if they are subsequently issued as multiple aligned accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "UNALIGNED_LDST_SPEC",
|
||||
"PublicDescription": "Counts unaligned memory operations issued by the CPU. This event counts unaligned accesses (as defined by the actual instruction), even if they are subsequently issued as multiple aligned accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "LDREX_SPEC",
|
||||
"PublicDescription": "Counts Load-Exclusive operations that have been speculatively executed. Eg: LDREX, LDX"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STREX_PASS_SPEC",
|
||||
"PublicDescription": "Counts store-exclusive operations that have been speculatively executed and have successfully completed the store operation."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STREX_FAIL_SPEC",
|
||||
"PublicDescription": "Counts store-exclusive operations that have been speculatively executed and have not successfully completed the store operation."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STREX_SPEC",
|
||||
"PublicDescription": "Counts store-exclusive operations that have been speculatively executed."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "LD_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed load operations including Single Instruction Multiple Data (SIMD) load operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ST_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed store operations including Single Instruction Multiple Data (SIMD) store operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DP_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed logical or arithmetic instructions such as MOV/MVN operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ASE_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed Advanced SIMD operations excluding load, store and move micro-operations that move data to or from SIMD (vector) registers."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "VFP_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed floating point operations. This event does not count operations that move data to or from floating point (vector) registers."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "PC_WRITE_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed operations which cause software changes of the PC. Those operations include all taken branch operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "CRYPTO_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed cryptographic operations except for PMULL and VMULL operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_IMMED_SPEC",
|
||||
"PublicDescription": "Counts immediate branch operations which are speculatively executed."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_RETURN_SPEC",
|
||||
"PublicDescription": "Counts procedure return operations (RET) which are speculatively executed."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "BR_INDIRECT_SPEC",
|
||||
"PublicDescription": "Counts indirect branch operations including procedure returns, which are speculatively executed. This includes operations that force a software change of the PC, other than exception-generating operations. Eg: BR Xn, RET"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ISB_SPEC",
|
||||
"PublicDescription": "Counts ISB operations that are executed."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DSB_SPEC",
|
||||
"PublicDescription": "Counts DSB operations that are speculatively issued to Load/Store unit in the CPU."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DMB_SPEC",
|
||||
"PublicDescription": "Counts DMB operations that are speculatively issued to the Load/Store unit in the CPU. This event does not count implied barriers from load acquire/store release operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "RC_LD_SPEC",
|
||||
"PublicDescription": "Counts any load acquire operations that are speculatively executed. Eg: LDAR, LDARH, LDARB"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "RC_ST_SPEC",
|
||||
"PublicDescription": "Counts any store release operations that are speculatively executed. Eg: STLR, STLRH, STLRB'"
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ASE_INST_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed Advanced SIMD operations."
|
||||
}
|
||||
]
|
30
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/stall.json
Normal file
30
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/stall.json
Normal file
@ -0,0 +1,30 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "STALL_FRONTEND",
|
||||
"PublicDescription": "Counts cycles when frontend could not send any micro-operations to the rename stage because of frontend resource stalls caused by fetch memory latency or branch prediction flow stalls. All the frontend slots were empty during the cycle when this event counts."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_BACKEND",
|
||||
"PublicDescription": "Counts cycles whenever the rename unit is unable to send any micro-operations to the backend of the pipeline because of backend resource constraints. Backend resource constraints can include issue stage fullness, execution stage fullness, or other internal pipeline resource fullness. All the backend slots were empty during the cycle when this event counts."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL",
|
||||
"PublicDescription": "Counts cycles when no operations are sent to the rename unit from the frontend or from the rename unit to the backend for any reason (either frontend or backend stall)."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_SLOT_BACKEND",
|
||||
"PublicDescription": "Counts slots per cycle in which no operations are sent from the rename unit to the backend due to backend resource constraints."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_SLOT_FRONTEND",
|
||||
"PublicDescription": "Counts slots per cycle in which no operations are sent to the rename unit from the frontend due to frontend resource constraints."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_SLOT",
|
||||
"PublicDescription": "Counts slots per cycle in which no operations are sent to the rename unit from the frontend or from the rename unit to the backend for any reason (either frontend or backend stall)."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "STALL_BACKEND_MEM",
|
||||
"PublicDescription": "Counts cycles when the backend is stalled because there is a pending demand load request in progress in the last level core cache."
|
||||
}
|
||||
]
|
30
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/sve.json
Normal file
30
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/sve.json
Normal file
@ -0,0 +1,30 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "SVE_INST_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed operations that are SVE operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed predicated SVE operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_EMPTY_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed predicated SVE operations with no active predicate elements."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_FULL_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed predicated SVE operations with all predicate elements active."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_PRED_PARTIAL_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed predicated SVE operations with at least one but not all active predicate elements."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_LDFF_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed SVE first fault or non-fault load operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "SVE_LDFF_FAULT_SPEC",
|
||||
"PublicDescription": "Counts speculatively executed SVE first fault or non-fault load operations that clear at least one bit in the FFR."
|
||||
}
|
||||
]
|
66
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/tlb.json
Normal file
66
tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/tlb.json
Normal file
@ -0,0 +1,66 @@
|
||||
[
|
||||
{
|
||||
"ArchStdEvent": "L1I_TLB_REFILL",
|
||||
"PublicDescription": "Counts level 1 instruction TLB refills from any Instruction fetch. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_REFILL",
|
||||
"PublicDescription": "Counts level 1 data TLB accesses that resulted in TLB refills. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event counts for refills caused by preload instructions or hardware prefetch accesses. This event counts regardless of whether the miss hits in L2 or results in a translation table walk. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB. This event will not count on an access from an AT(address translation) instruction."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB",
|
||||
"PublicDescription": "Counts level 1 data TLB accesses caused by any memory load or store operation. Note that load or store instructions can be broken up into multiple memory operations. This event does not count TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1I_TLB",
|
||||
"PublicDescription": "Counts level 1 instruction TLB accesses, whether the access hits or misses in the TLB. This event counts both demand accesses and prefetch or preload generated accesses."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_REFILL",
|
||||
"PublicDescription": "Counts level 2 TLB refills caused by memory operations from both data and instruction fetch, except for those caused by TLB maintenance operations and hardware prefetches."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB",
|
||||
"PublicDescription": "Counts level 2 TLB accesses except those caused by TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "DTLB_WALK",
|
||||
"PublicDescription": "Counts data memory translation table walks caused by a miss in the L2 TLB driven by a memory access. Note that partial translations that also cause a table walk are counted. This event does not count table walks caused by TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "ITLB_WALK",
|
||||
"PublicDescription": "Counts instruction memory translation table walks caused by a miss in the L2 TLB driven by a memory access. Partial translations that also cause a table walk are counted. This event does not count table walks caused by TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_REFILL_RD",
|
||||
"PublicDescription": "Counts level 1 data TLB refills caused by memory read operations. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event counts for refills caused by preload instructions or hardware prefetch accesses. This event counts regardless of whether the miss hits in L2 or results in a translation table walk. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB. This event will not count on an access from an Address Translation (AT) instruction."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_REFILL_WR",
|
||||
"PublicDescription": "Counts level 1 data TLB refills caused by data side memory write operations. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event counts for refills caused by preload instructions or hardware prefetch accesses. This event counts regardless of whether the miss hits in L2 or results in a translation table walk. This event will not count if the table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB. This event will not count with an access from an Address Translation (AT) instruction."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_RD",
|
||||
"PublicDescription": "Counts level 1 data TLB accesses caused by memory read operations. This event counts whether the access hits or misses in the TLB. This event does not count TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L1D_TLB_WR",
|
||||
"PublicDescription": "Counts any L1 data side TLB accesses caused by memory write operations. This event counts whether the access hits or misses in the TLB. This event does not count TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_REFILL_RD",
|
||||
"PublicDescription": "Counts level 2 TLB refills caused by memory read operations from both data and instruction fetch except for those caused by TLB maintenance operations or hardware prefetches."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_REFILL_WR",
|
||||
"PublicDescription": "Counts level 2 TLB refills caused by memory write operations from both data and instruction fetch except for those caused by TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_RD",
|
||||
"PublicDescription": "Counts level 2 TLB accesses caused by memory read operations from both data and instruction fetch except for those caused by TLB maintenance operations."
|
||||
},
|
||||
{
|
||||
"ArchStdEvent": "L2D_TLB_WR",
|
||||
"PublicDescription": "Counts level 2 TLB accesses caused by memory write operations from both data and instruction fetch except for those caused by TLB maintenance operations."
|
||||
}
|
||||
]
|
@ -4,7 +4,7 @@
|
||||
# where
|
||||
# MIDR Processor version
|
||||
# Variant[23:20] and Revision [3:0] should be zero.
|
||||
# Version could be used to track version of of JSON file
|
||||
# Version could be used to track version of JSON file
|
||||
# but currently unused.
|
||||
# JSON/file/pathname is the path to JSON file, relative
|
||||
# to tools/perf/pmu-events/arch/arm64/.
|
||||
|
|
@ -4,7 +4,7 @@
|
||||
# where
|
||||
# MIDR Processor version
|
||||
# Variant[23:20] and Revision [3:0] should be zero.
|
||||
# Version could be used to track version of of JSON file
|
||||
# Version could be used to track version of JSON file
|
||||
# but currently unused.
|
||||
# JSON/file/pathname is the path to JSON file, relative
|
||||
# to tools/perf/pmu-events/arch/arm64/.
|
||||
|
|
@ -3,7 +3,7 @@
|
||||
#
|
||||
# where
|
||||
# PVR Processor version
|
||||
# Version could be used to track version of of JSON file
|
||||
# Version could be used to track version of JSON file
|
||||
# but currently unused.
|
||||
# JSON/file/pathname is the path to JSON file, relative
|
||||
# to tools/perf/pmu-events/arch/powerpc/.
|
||||
@ -13,6 +13,6 @@
|
||||
#
|
||||
|
||||
# Power8 entries
|
||||
004[bcd][[:xdigit:]]{4},1,power8,core
|
||||
004e[[:xdigit:]]{4},1,power9,core
|
||||
0080[[:xdigit:]]{4},1,power10,core
|
||||
0x004[bcd][[:xdigit:]]{4},1,power8,core
|
||||
0x004e[[:xdigit:]]{4},1,power9,core
|
||||
0x0080[[:xdigit:]]{4},1,power10,core
|
||||
|
|
1787
tools/perf/pmu-events/arch/powerpc/power10/datasource.json
Normal file
1787
tools/perf/pmu-events/arch/powerpc/power10/datasource.json
Normal file
File diff suppressed because it is too large
Load Diff
@ -434,6 +434,13 @@
|
||||
"MetricName": "L1_INST_MISS_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of completed instructions that were demand fetches that missed the L1 and L2 instruction cache",
|
||||
"MetricExpr": "PM_INST_FROM_L2MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "General",
|
||||
"MetricName": "L2_INST_MISS_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of completed instructions that were demand fetches that reloaded from beyond the L3 icache",
|
||||
"MetricExpr": "PM_INST_FROM_L3MISS / PM_RUN_INST_CMPL * 100",
|
||||
@ -466,6 +473,13 @@
|
||||
"MetricGroup": "General",
|
||||
"MetricName": "LOADS_PER_INST"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded from the L2 per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_L2 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L2_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded from beyond the L2 per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_L2MISS / PM_RUN_INST_CMPL * 100",
|
||||
@ -473,6 +487,34 @@
|
||||
"MetricName": "DL1_RELOAD_FROM_L2_MISS_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded using modified data from another core's L2 or L3 on a remote chip, per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_RL2L3_MOD * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RL2L3_MOD_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded using shared data from another core's L2 or L3 on a remote chip, per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_RL2L3_SHR * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RL2L3_SHR_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded from the L3 per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_L3 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L3_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded with data brought into the L3 by prefetch per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_L3_MEPF * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L3_MEPF_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded from beyond the L3 per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_L3MISS / PM_RUN_INST_CMPL * 100",
|
||||
@ -480,6 +522,66 @@
|
||||
"MetricName": "DL1_RELOAD_FROM_L3_MISS_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded using modified data from another core's L2 or L3 on a distant chip, per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DL2L3_MOD_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded using shared data from another core's L2 or L3 on a distant chip, per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_DL2L3_SHR * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DL2L3_SHR_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded from local memory per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_LMEM * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_LMEM_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded from remote memory per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_RMEM * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RMEM_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand loads that reloaded from distant memory per completed instruction",
|
||||
"MetricExpr": "PM_DATA_FROM_DMEM * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DMEM_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of data reloads from local memory per data reloads from any memory",
|
||||
"MetricExpr": "PM_DATA_FROM_LMEM * 100 / (PM_DATA_FROM_LMEM + PM_DATA_FROM_RMEM + PM_DATA_FROM_DMEM)",
|
||||
"MetricGroup": "Memory",
|
||||
"MetricName": "MEM_LOCALITY",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of data reloads from local memory per data reloads from remote memory",
|
||||
"MetricExpr": "PM_DATA_FROM_LMEM / PM_DATA_FROM_RMEM",
|
||||
"MetricGroup": "Memory",
|
||||
"MetricName": "LD_LMEM_PER_LD_RMEM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of data reloads from local memory per data reloads from distant memory",
|
||||
"MetricExpr": "PM_DATA_FROM_LMEM / PM_DATA_FROM_DMEM",
|
||||
"MetricGroup": "Memory",
|
||||
"MetricName": "LD_LMEM_PER_LD_DMEM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of data reloads from local memory per data reloads from distant and remote memory",
|
||||
"MetricExpr": "PM_DATA_FROM_LMEM / (PM_DATA_FROM_DMEM + PM_DATA_FROM_RMEM)",
|
||||
"MetricGroup": "Memory",
|
||||
"MetricName": "LD_LMEM_PER_LD_MEM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ITLB misses per completed run instruction",
|
||||
"MetricExpr": "PM_ITLB_MISS / PM_RUN_INST_CMPL * 100",
|
||||
@ -487,6 +589,12 @@
|
||||
"MetricName": "ITLB_MISS_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of data reloads from remote memory per data reloads from distant memory",
|
||||
"MetricExpr": "PM_DATA_FROM_RMEM / PM_DATA_FROM_DMEM",
|
||||
"MetricGroup": "Memory",
|
||||
"MetricName": "LD_RMEM_PER_LD_DMEM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of DERAT misses with 4k page size per completed instruction",
|
||||
"MetricExpr": "PM_DERAT_MISS_4K / PM_RUN_INST_CMPL * 100",
|
||||
@ -501,6 +609,76 @@
|
||||
"MetricName": "DERAT_64K_MISS_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache misses that were reloaded from the L2",
|
||||
"MetricExpr": "PM_INST_FROM_L2 * 100 / PM_L1_ICACHE_MISS",
|
||||
"MetricGroup": "Instruction_Stats",
|
||||
"MetricName": "INST_FROM_L2",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache misses that were reloaded from the L3",
|
||||
"MetricExpr": "PM_INST_FROM_L3 * 100 / PM_L1_ICACHE_MISS",
|
||||
"MetricGroup": "Instruction_Stats",
|
||||
"MetricName": "INST_FROM_L3",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache misses that were reloaded from local memory",
|
||||
"MetricExpr": "PM_INST_FROM_LMEM * 100 / PM_L1_ICACHE_MISS",
|
||||
"MetricGroup": "Instruction_Stats",
|
||||
"MetricName": "INST_FROM_LMEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache misses that were reloaded from remote memory",
|
||||
"MetricExpr": "PM_INST_FROM_RMEM * 100 / PM_L1_ICACHE_MISS",
|
||||
"MetricGroup": "Instruction_Stats",
|
||||
"MetricName": "INST_FROM_RMEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache misses that were reloaded from distant memory",
|
||||
"MetricExpr": "PM_INST_FROM_DMEM * 100 / PM_L1_ICACHE_MISS",
|
||||
"MetricGroup": "Instruction_Stats",
|
||||
"MetricName": "INST_FROM_DMEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache reloads from the L2 per completed instruction",
|
||||
"MetricExpr": "PM_INST_FROM_L2 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "Instruction_Misses",
|
||||
"MetricName": "INST_FROM_L2_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache reloads from the L3 per completed instruction",
|
||||
"MetricExpr": "PM_INST_FROM_L3 * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "Instruction_Misses",
|
||||
"MetricName": "INST_FROM_L3_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache reloads from local memory per completed instruction",
|
||||
"MetricExpr": "PM_INST_FROM_LMEM * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "Instruction_Misses",
|
||||
"MetricName": "INST_FROM_LMEM_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache reloads from remote memory per completed instruction",
|
||||
"MetricExpr": "PM_INST_FROM_RMEM * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "Instruction_Misses",
|
||||
"MetricName": "INST_FROM_RMEM_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache reloads from distant memory per completed instruction",
|
||||
"MetricExpr": "PM_INST_FROM_DMEM * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "Instruction_Misses",
|
||||
"MetricName": "INST_FROM_DMEM_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average number of run cycles per completed instruction",
|
||||
"MetricExpr": "PM_RUN_CYC / PM_RUN_INST_CMPL",
|
||||
@ -607,6 +785,13 @@
|
||||
"MetricName": "DL1_MISS_RELOADS",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from the local L2",
|
||||
"MetricExpr": "PM_DATA_FROM_L2 * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L2",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from beyond the local L2",
|
||||
"MetricExpr": "PM_DATA_FROM_L2MISS / PM_LD_DEMAND_MISS_L1 * 100",
|
||||
@ -614,6 +799,13 @@
|
||||
"MetricName": "DL1_RELOAD_FROM_L2_MISS",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from the local L3",
|
||||
"MetricExpr": "PM_DATA_FROM_L3 * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L3",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from beyond the local L3",
|
||||
"MetricExpr": "PM_DATA_FROM_L3MISS / PM_LD_DEMAND_MISS_L1 * 100",
|
||||
@ -621,6 +813,188 @@
|
||||
"MetricName": "DL1_RELOAD_FROM_L3_MISS",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from the local L3 with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_L3_MEPF * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L3_MEPF",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on the same regent with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_L21_REGENT_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L21_REGENT_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on the same regent with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_L21_REGENT_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L21_REGENT_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on the same chip in a different regent with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_L21_NON_REGENT_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L21_NON_REGENT_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on the same chip in a different regent with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_L21_NON_REGENT_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L21_NON_REGENT_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on the same regent with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_L31_REGENT_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L31_REGENT_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on the same regent with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_L31_REGENT_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L31_REGENT_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on the same chip in a different regent with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_L31_NON_REGENT_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L31_NON_REGENT_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on the same chip in a different regent with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_L31_NON_REGENT_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L31_NON_REGENT_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on a remote chip with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_RL2_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RL2_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on a remote chip with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_RL2_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RL2_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on a remote chip with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_RL3_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RL3_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on a remote chip with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_RL3_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RL3_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on a distant chip with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_DL2_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DL2_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L2 on a distant chip with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_DL2_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DL2_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on a distant chip with modified data",
|
||||
"MetricExpr": "PM_DATA_FROM_DL3_MOD * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DL3_MOD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from another core's L3 on a distant chip with shared data",
|
||||
"MetricExpr": "PM_DATA_FROM_DL3_SHR * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DL3_SHR",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from the local chip's memory",
|
||||
"MetricExpr": "PM_DATA_FROM_LMEM * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_LMEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from the local chip's OpenCAPI Cache",
|
||||
"MetricExpr": "PM_DATA_FROM_L_OC_CACHE * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L_OC_CACHE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from the local chip's OpenCAPI memory",
|
||||
"MetricExpr": "PM_DATA_FROM_L_OC_MEM * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_L_OC_MEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from a remote chip's memory",
|
||||
"MetricExpr": "PM_DATA_FROM_RMEM * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_RMEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from a remote chip's OpenCAPI Cache",
|
||||
"MetricExpr": "PM_DATA_FROM_R_OC_CACHE * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_R_OC_CACHE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from a remote chip's OpenCAPI memory",
|
||||
"MetricExpr": "PM_DATA_FROM_R_OC_MEM * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_R_OC_MEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from a distant chip's memory",
|
||||
"MetricExpr": "PM_DATA_FROM_DMEM * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_DMEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from a distant chip's OpenCAPI Cache",
|
||||
"MetricExpr": "PM_DATA_FROM_D_OC_CACHE * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_D_OC_CACHE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of demand load misses that reloaded from a distant chip's OpenCAPI memory",
|
||||
"MetricExpr": "PM_DATA_FROM_D_OC_MEM * 100 / PM_LD_DEMAND_MISS_L1",
|
||||
"MetricGroup": "dL1_Reloads",
|
||||
"MetricName": "DL1_RELOAD_FROM_D_OC_MEM",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of cycles stalled due to the NTC instruction waiting for a load miss to resolve from a source beyond the local L2 and local L3",
|
||||
"MetricExpr": "DMISS_L3MISS_STALL_CPI / RUN_CPI * 100",
|
||||
@ -686,6 +1060,13 @@
|
||||
"MetricName": "DERAT_MISS_RELOAD",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache misses that were reloaded from beyond the local L2",
|
||||
"MetricExpr": "PM_INST_FROM_L2MISS * 100 / PM_L1_ICACHE_MISS",
|
||||
"MetricGroup": "Instruction_Misses",
|
||||
"MetricName": "INST_FROM_L2_MISS",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of icache misses that were reloaded from beyond the local L3",
|
||||
"MetricExpr": "PM_INST_FROM_L3MISS / PM_L1_ICACHE_MISS * 100",
|
||||
@ -693,6 +1074,13 @@
|
||||
"MetricName": "INST_FROM_L3_MISS",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of ICache reloads from beyond the L2 per completed instruction",
|
||||
"MetricExpr": "PM_INST_FROM_L2MISS * 100 / PM_RUN_INST_CMPL",
|
||||
"MetricGroup": "Instruction_Misses",
|
||||
"MetricName": "INST_FROM_L2_MISS_RATE",
|
||||
"ScaleUnit": "1%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of icache reloads from the beyond the L3 per completed instruction",
|
||||
"MetricExpr": "PM_INST_FROM_L3MISS / PM_RUN_INST_CMPL * 100",
|
||||
|
@ -89,11 +89,6 @@
|
||||
"EventName": "PM_LD_DEMAND_MISS_L1",
|
||||
"BriefDescription": "The L1 cache was reloaded with a line that fulfills a demand miss request. Counted at reload time, before finish."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x300FE",
|
||||
"EventName": "PM_DATA_FROM_L3MISS",
|
||||
"BriefDescription": "The processor's data cache was reloaded from a source other than the local core's L1, L2, or L3 due to a demand miss."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40012",
|
||||
"EventName": "PM_L1_ICACHE_RELOADED_ALL",
|
||||
@ -113,10 +108,5 @@
|
||||
"EventCode": "0x400F0",
|
||||
"EventName": "PM_LD_DEMAND_MISS_L1_FIN",
|
||||
"BriefDescription": "Load missed L1, counted at finish time."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x400FE",
|
||||
"EventName": "PM_DATA_FROM_MEMORY",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local, remote, or distant memory due to a demand miss."
|
||||
}
|
||||
]
|
||||
|
@ -195,7 +195,7 @@
|
||||
"BriefDescription": "Threshold counter exceeded a value of 128."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x400FA",
|
||||
"EventCode": "0x500FA",
|
||||
"EventName": "PM_RUN_INST_CMPL",
|
||||
"BriefDescription": "PowerPC instruction completed while the run latch is set."
|
||||
}
|
||||
|
@ -9,11 +9,6 @@
|
||||
"EventName": "PM_ST_CMPL",
|
||||
"BriefDescription": "Stores completed from S2Q (2nd-level store queue). This event includes regular stores, stcx and cache inhibited stores. The following operations are excluded (pteupdate, snoop tlbie complete, store atomics, miso, load atomic payloads, tlbie, tlbsync, slbieg, isync, msgsnd, slbiag, cpabort, copy, tcheck, tend, stsync, dcbst, icbi, dcbf, hwsync, lwsync, ptesync, eieio, msgsync)."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x200FE",
|
||||
"EventName": "PM_DATA_FROM_L2MISS",
|
||||
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L2 due to a demand miss."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x300F0",
|
||||
"EventName": "PM_ST_MISS_L1",
|
||||
|
@ -12,5 +12,13 @@
|
||||
"EventName": "sys_ccn_pmu.read_cycles",
|
||||
"Unit": "sys_ccn_pmu",
|
||||
"Compat": "0x01"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts total cache misses in first lookup result (high priority)",
|
||||
"EventidCode": "0x1",
|
||||
"NodeType": "0x5",
|
||||
"EventName": "sys_cmn_pmu.hnf_cache_miss",
|
||||
"Unit": "sys_cmn_pmu",
|
||||
"Compat": "(434|436|43c|43a).*"
|
||||
}
|
||||
]
|
||||
|
@ -99,7 +99,7 @@
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles within a transaction divided by the number of elisions.",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(cycles\\-t) else 0)",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(el\\-start) else 0)",
|
||||
"MetricGroup": "transaction",
|
||||
"MetricName": "tsx_cycles_per_elision",
|
||||
"ScaleUnit": "1cycles / elision"
|
||||
@ -395,13 +395,13 @@
|
||||
"Unit": "cpu_atom"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per Branch (lower number means higher occurance rate)",
|
||||
"BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"MetricName": "tma_info_inst_mix_ipbranch",
|
||||
"Unit": "cpu_atom"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction per (near) call (lower number means higher occurance rate)",
|
||||
"BriefDescription": "Instruction per (near) call (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.CALL",
|
||||
"MetricName": "tma_info_inst_mix_ipcall",
|
||||
"Unit": "cpu_atom"
|
||||
@ -726,7 +726,7 @@
|
||||
"Unit": "cpu_atom"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the numer of issue slots that result in retirement slots.",
|
||||
"BriefDescription": "Counts the number of issue slots that result in retirement slots.",
|
||||
"DefaultMetricgroupName": "TopdownL1",
|
||||
"MetricExpr": "TOPDOWN_RETIRING.ALL / tma_info_core_slots",
|
||||
"MetricGroup": "Default;TopdownL1;tma_L1_group",
|
||||
|
@ -394,31 +394,61 @@
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled",
|
||||
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CORE]",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
|
||||
"EventName": "IDQ_BUBBLES.CORE",
|
||||
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1",
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled",
|
||||
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1",
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_BUBBLES.CYCLES_FE_WAS_OK",
|
||||
"Invert": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1",
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CORE]",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1",
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
|
||||
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1",
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled",
|
||||
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"Invert": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
|
||||
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1",
|
||||
"Unit": "cpu_core"
|
||||
|
@ -248,7 +248,7 @@
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
|
||||
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
|
||||
"EventCode": "0xB7",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
@ -278,7 +278,7 @@
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
|
||||
"EventCode": "0xB7",
|
||||
"EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
|
@ -238,6 +238,15 @@
|
||||
"UMask": "0x8",
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of near taken branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xc0",
|
||||
"Unit": "cpu_atom"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Taken branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
@ -411,6 +420,15 @@
|
||||
"UMask": "0x7e",
|
||||
"Unit": "cpu_atom"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x80",
|
||||
"Unit": "cpu_atom"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
|
||||
"EventCode": "0xc5",
|
||||
@ -842,7 +860,7 @@
|
||||
"Unit": "cpu_core"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
|
||||
"BriefDescription": "Bubble cycles of BAClear (Unknown Branch).",
|
||||
"EventCode": "0xad",
|
||||
"EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
|
||||
"MSRIndex": "0x3F7",
|
||||
@ -1145,7 +1163,7 @@
|
||||
"BriefDescription": "TMA slots wasted due to incorrect speculation by branch mispredictions",
|
||||
"EventCode": "0xa4",
|
||||
"EventName": "TOPDOWN.BR_MISPREDICT_SLOTS",
|
||||
"PublicDescription": "Number of TMA slots that were wasted due to incorrect speculation by (any type of) branch mispredictions. This event estimates number of specualtive operations that were issued but not retired as well as the out-of-order engine recovery past a branch misprediction.",
|
||||
"PublicDescription": "Number of TMA slots that were wasted due to incorrect speculation by (any type of) branch mispredictions. This event estimates number of speculative operations that were issued but not retired as well as the out-of-order engine recovery past a branch misprediction.",
|
||||
"SampleAfterValue": "10000003",
|
||||
"UMask": "0x8",
|
||||
"Unit": "cpu_core"
|
||||
|
@ -25,6 +25,7 @@
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0x81",
|
||||
"EventName": "UNC_ARB_DAT_REQUESTS.RD",
|
||||
"PerPkg": "1",
|
||||
@ -33,6 +34,7 @@
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_DAT_OCCUPANCY.ALL",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "UNC_ARB_IFA_OCCUPANCY.ALL",
|
||||
"PerPkg": "1",
|
||||
|
@ -328,12 +328,12 @@
|
||||
"MetricName": "tma_info_inst_mix_idiv_uop_ratio"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instructions per Branch (lower number means higher occurance rate)",
|
||||
"BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"MetricName": "tma_info_inst_mix_ipbranch"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction per (near) call (lower number means higher occurance rate)",
|
||||
"BriefDescription": "Instruction per (near) call (lower number means higher occurrence rate)",
|
||||
"MetricExpr": "INST_RETIRED.ANY / BR_INST_RETIRED.CALL",
|
||||
"MetricName": "tma_info_inst_mix_ipcall"
|
||||
},
|
||||
@ -616,7 +616,7 @@
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the numer of issue slots that result in retirement slots.",
|
||||
"BriefDescription": "Counts the number of issue slots that result in retirement slots.",
|
||||
"DefaultMetricgroupName": "TopdownL1",
|
||||
"MetricExpr": "TOPDOWN_RETIRING.ALL / tma_info_core_slots",
|
||||
"MetricGroup": "Default;TopdownL1;tma_L1_group",
|
||||
|
@ -59,7 +59,7 @@
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
|
||||
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
|
||||
"EventCode": "0xB7",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
@ -77,7 +77,7 @@
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
|
||||
"EventCode": "0xB7",
|
||||
"EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
|
@ -90,6 +90,14 @@
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xf7"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of near taken branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xc0"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT",
|
||||
"Deprecated": "1",
|
||||
@ -183,6 +191,14 @@
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x7e"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event BR_MISP_RETIRED.INDIRECT",
|
||||
"Deprecated": "1",
|
||||
|
@ -7,6 +7,56 @@
|
||||
"UMask": "0x1",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Each cycle counts number of any coherent request at memory controller that were issued by any core.",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "UNC_ARB_DAT_OCCUPANCY.ALL",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Each cycle counts number of coherent reads pending on data return from memory controller that were issued by any core.",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "UNC_ARB_DAT_OCCUPANCY.RD",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0x81",
|
||||
"EventName": "UNC_ARB_DAT_REQUESTS.RD",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_DAT_OCCUPANCY.ALL",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0x85",
|
||||
"EventName": "UNC_ARB_IFA_OCCUPANCY.ALL",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_OCCUPANCY.RD]",
|
||||
"EventCode": "0x80",
|
||||
"EventName": "UNC_ARB_REQ_TRK_OCCUPANCY.DRD",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_REQUESTS.RD]",
|
||||
"EventCode": "0x81",
|
||||
"EventName": "UNC_ARB_REQ_TRK_REQUEST.DRD",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Each cycle counts number of all outgoing valid entries in ReqTrk. Such entry is defined as valid from its allocation in ReqTrk till deallocation. Accounts for Coherent and non-coherent traffic.",
|
||||
"EventCode": "0x80",
|
||||
@ -15,6 +65,14 @@
|
||||
"UMask": "0x1",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_OCCUPANCY.DRD]",
|
||||
"EventCode": "0x80",
|
||||
"EventName": "UNC_ARB_TRK_OCCUPANCY.RD",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of coherent and in-coherent requests initiated by IA cores, processor graphic units, or LLC.",
|
||||
"EventCode": "0x81",
|
||||
@ -22,5 +80,13 @@
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "ARB"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]",
|
||||
"EventCode": "0x81",
|
||||
"EventName": "UNC_ARB_TRK_REQUESTS.RD",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "ARB"
|
||||
}
|
||||
]
|
||||
|
@ -63,7 +63,7 @@
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Non-CISC nacro instructions decoded",
|
||||
"BriefDescription": "Non-CISC macro instructions decoded",
|
||||
"EventCode": "0xAA",
|
||||
"EventName": "MACRO_INSTS.NON_CISC_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
|
@ -48,6 +48,12 @@
|
||||
"MetricName": "C7_Pkg_Residency",
|
||||
"ScaleUnit": "100%"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uncore frequency per die [GHZ]",
|
||||
"MetricExpr": "tma_info_system_socket_clks / #num_dies / duration_time / 1e9",
|
||||
"MetricGroup": "SoC",
|
||||
"MetricName": "UNCORE_FREQ"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Percentage of cycles spent in System Management Interrupts.",
|
||||
"MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
|
||||
@ -652,7 +658,7 @@
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average external Memory Bandwidth Use for reads and writes [GB / sec]",
|
||||
"MetricExpr": "64 * (arb@event\\=0x81\\,umask\\=0x1@ + arb@event\\=0x84\\,umask\\=0x1@) / 1e6 / duration_time / 1e3",
|
||||
"MetricExpr": "64 * (UNC_M_CAS_COUNT.RD + UNC_M_CAS_COUNT.WR) / 1e9 / duration_time",
|
||||
"MetricGroup": "HPC;Mem;MemoryBW;SoC;tma_issueBW",
|
||||
"MetricName": "tma_info_system_dram_bw_use",
|
||||
"PublicDescription": "Average external Memory Bandwidth Use for reads and writes [GB / sec]. Related metrics: tma_fb_full, tma_mem_bandwidth, tma_sq_full"
|
||||
@ -690,6 +696,12 @@
|
||||
"MetricGroup": "SMT",
|
||||
"MetricName": "tma_info_system_smt_2t_utilization"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Socket actual clocks when any core is active on that socket",
|
||||
"MetricExpr": "cbox_0@event\\=0x0@",
|
||||
"MetricGroup": "SoC",
|
||||
"MetricName": "tma_info_system_socket_clks"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Average Frequency Utilization relative nominal frequency",
|
||||
"MetricExpr": "tma_info_thread_clks / CPU_CLK_UNHALTED.REF_TSC",
|
||||
|
@ -253,7 +253,7 @@
|
||||
"EventCode": "0x4",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -261,7 +261,7 @@
|
||||
"EventCode": "0x1",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -269,7 +269,7 @@
|
||||
"EventCode": "0x7",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -277,7 +277,7 @@
|
||||
"EventCode": "0x5",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -285,7 +285,7 @@
|
||||
"EventCode": "0x2",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -293,7 +293,7 @@
|
||||
"EventCode": "0x8",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -301,7 +301,7 @@
|
||||
"EventCode": "0x6",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -309,7 +309,7 @@
|
||||
"EventCode": "0x3",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -317,7 +317,7 @@
|
||||
"EventCode": "0x9",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
|
@ -271,7 +271,7 @@
|
||||
"EventCode": "0x4",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -279,7 +279,7 @@
|
||||
"EventCode": "0x1",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -287,7 +287,7 @@
|
||||
"EventCode": "0x7",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -295,7 +295,7 @@
|
||||
"EventCode": "0x5",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -303,7 +303,7 @@
|
||||
"EventCode": "0x2",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -311,7 +311,7 @@
|
||||
"EventCode": "0x8",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -319,7 +319,7 @@
|
||||
"EventCode": "0x6",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -327,7 +327,7 @@
|
||||
"EventCode": "0x3",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -335,7 +335,7 @@
|
||||
"EventCode": "0x9",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
|
@ -1837,7 +1837,7 @@
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles within a transaction divided by the number of elisions.",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(cycles\\-t) else 0)",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(el\\-start) else 0)",
|
||||
"MetricGroup": "transaction",
|
||||
"MetricName": "tsx_cycles_per_elision",
|
||||
"ScaleUnit": "1cycles / elision"
|
||||
|
888
tools/perf/pmu-events/arch/x86/emeraldrapids/cache.json
Normal file
888
tools/perf/pmu-events/arch/x86/emeraldrapids/cache.json
Normal file
@ -0,0 +1,888 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "L1D.HWPF_MISS",
|
||||
"EventCode": "0x51",
|
||||
"EventName": "L1D.HWPF_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of cache lines replaced in L1 data cache.",
|
||||
"EventCode": "0x51",
|
||||
"EventName": "L1D.REPLACEMENT",
|
||||
"PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
|
||||
"EventCode": "0x48",
|
||||
"EventName": "L1D_PEND_MISS.FB_FULL",
|
||||
"PublicDescription": "Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x48",
|
||||
"EventName": "L1D_PEND_MISS.FB_FULL_PERIODS",
|
||||
"PublicDescription": "Counts number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event L1D_PEND_MISS.L2_STALLS",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0x48",
|
||||
"EventName": "L1D_PEND_MISS.L2_STALL",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.",
|
||||
"EventCode": "0x48",
|
||||
"EventName": "L1D_PEND_MISS.L2_STALLS",
|
||||
"PublicDescription": "Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of L1D misses that are outstanding",
|
||||
"EventCode": "0x48",
|
||||
"EventName": "L1D_PEND_MISS.PENDING",
|
||||
"PublicDescription": "Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles with L1D load Misses outstanding.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x48",
|
||||
"EventName": "L1D_PEND_MISS.PENDING_CYCLES",
|
||||
"PublicDescription": "Counts duration of L1D miss outstanding in cycles.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 cache lines filling L2",
|
||||
"EventCode": "0x25",
|
||||
"EventName": "L2_LINES_IN.ALL",
|
||||
"PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1f"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2_LINES_OUT.NON_SILENT",
|
||||
"EventCode": "0x26",
|
||||
"EventName": "L2_LINES_OUT.NON_SILENT",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.",
|
||||
"EventCode": "0x26",
|
||||
"EventName": "L2_LINES_OUT.SILENT",
|
||||
"PublicDescription": "Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared or Exclusive state. A non-threaded event.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses",
|
||||
"EventCode": "0x26",
|
||||
"EventName": "L2_LINES_OUT.USELESS_HWPF",
|
||||
"PublicDescription": "Counts the number of cache lines that have been prefetched by the L2 hardware prefetcher but not used by demand access when evicted from the L2 cache",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "All accesses to L2 cache [This event is alias to L2_RQSTS.REFERENCES]",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_REQUEST.ALL",
|
||||
"PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. [This event is alias to L2_RQSTS.REFERENCES]",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xff"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Read requests with true-miss in L2 cache. [This event is alias to L2_RQSTS.MISS]",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_REQUEST.MISS",
|
||||
"PublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing L2 misses. [This event is alias to L2_RQSTS.MISS]",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x3f"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 code requests",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.ALL_CODE_RD",
|
||||
"PublicDescription": "Counts the total number of L2 code requests.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xe4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand Data Read access L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
|
||||
"PublicDescription": "Counts Demand Data Read requests accessing the L2 cache. These requests may hit or miss L2 cache. True-miss exclude misses that were merged with ongoing L2 misses. An access is counted once.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xe1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand requests that miss L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_MISS",
|
||||
"PublicDescription": "Counts demand requests that miss L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x27"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand requests to L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
|
||||
"PublicDescription": "Counts demand requests to L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xe7"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2_RQSTS.ALL_HWPF",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.ALL_HWPF",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xf0"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "RFO requests to L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.ALL_RFO",
|
||||
"PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xe2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 cache hits when fetching instructions, code reads.",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.CODE_RD_HIT",
|
||||
"PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xc4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2 cache misses when fetching instructions",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.CODE_RD_MISS",
|
||||
"PublicDescription": "Counts L2 cache misses when fetching instructions.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x24"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand Data Read requests that hit L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
|
||||
"PublicDescription": "Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xc1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand Data Read miss L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
|
||||
"PublicDescription": "Counts demand Data Read requests with true-miss in the L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. An access is counted once.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x21"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "L2_RQSTS.HWPF_MISS",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.HWPF_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x30"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Read requests with true-miss in L2 cache. [This event is alias to L2_REQUEST.MISS]",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.MISS",
|
||||
"PublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing L2 misses. [This event is alias to L2_REQUEST.MISS]",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x3f"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "All accesses to L2 cache [This event is alias to L2_REQUEST.ALL]",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.REFERENCES",
|
||||
"PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. [This event is alias to L2_REQUEST.ALL]",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xff"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "RFO requests that hit L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.RFO_HIT",
|
||||
"PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xc2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "RFO requests that miss L2 cache",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.RFO_MISS",
|
||||
"PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x22"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "SW prefetch requests that hit L2 cache.",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.SWPF_HIT",
|
||||
"PublicDescription": "Counts Software prefetch requests that hit the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0xc8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "SW prefetch requests that miss L2 cache.",
|
||||
"EventCode": "0x24",
|
||||
"EventName": "L2_RQSTS.SWPF_MISS",
|
||||
"PublicDescription": "Counts Software prefetch requests that miss the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x28"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core-originated cacheable requests that missed L3 (Except hardware prefetches to the L3)",
|
||||
"EventCode": "0x2e",
|
||||
"EventName": "LONGEST_LAT_CACHE.MISS",
|
||||
"PublicDescription": "Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x41"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)",
|
||||
"EventCode": "0x2e",
|
||||
"EventName": "LONGEST_LAT_CACHE.REFERENCE",
|
||||
"PublicDescription": "Counts core-originated cacheable requests to the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4f"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.ALL_LOADS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts all retired load instructions. This event accounts for SW prefetch instructions of PREFETCHNTA or PREFETCHT0/1/2 or PREFETCHW.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x81"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired store instructions.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.ALL_STORES",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts all retired store instructions.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x82"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "All retired memory instructions.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.ANY",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts all retired memory instructions - loads and stores.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x83"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions with locked access.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.LOCK_LOADS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions with locked access.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x21"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions that split across a cacheline boundary.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions that split across a cacheline boundary.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x41"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired store instructions that split across a cacheline boundary.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.SPLIT_STORES",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired store instructions that split across a cacheline boundary.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x42"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions that miss the STLB.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Number of retired load instructions that (start a) miss in the 2nd-level TLB (STLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x11"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired store instructions that miss the STLB.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd0",
|
||||
"EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Number of retired store instructions that (start a) miss in the 2nd-level TLB (STLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x12"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Completed demand load uops that miss the L1 d-cache.",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "MEM_LOAD_COMPLETED.L1_MISS_ANY",
|
||||
"PublicDescription": "Number of completed demand load requests that missed the L1 data cache including shadow misses (FB hits, merge to an ongoing L1D miss)",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0xfd"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd2",
|
||||
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions whose data sources were HitM responses from shared L3.",
|
||||
"SampleAfterValue": "20011",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd2",
|
||||
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts the retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
|
||||
"SampleAfterValue": "20011",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd2",
|
||||
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions whose data sources were hits in L3 without snoops required.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd2",
|
||||
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache.",
|
||||
"SampleAfterValue": "20011",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions which data sources missed L3 but serviced from local dram",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd3",
|
||||
"EventName": "MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Retired load instructions which data sources missed L3 but serviced from local DRAM.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd3",
|
||||
"EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions whose data sources was forwarded from a remote cache",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd3",
|
||||
"EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Retired load instructions whose data sources was forwarded from a remote cache.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd3",
|
||||
"EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd4",
|
||||
"EventName": "MEM_LOAD_MISC_RETIRED.UC",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Retired instructions with at least one load to uncacheable memory-type, or at least one cache-line split locked access (Bus Lock).",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd1",
|
||||
"EventName": "MEM_LOAD_RETIRED.FB_HIT",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions with at least one uop was load missed in L1 but hit FB (Fill Buffers) due to preceding miss to the same cache line with data not ready.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions with L1 cache hits as data sources",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd1",
|
||||
"EventName": "MEM_LOAD_RETIRED.L1_HIT",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions with at least one uop that hit in the L1 data cache. This event includes all SW prefetches and lock instructions regardless of the data source.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions missed L1 cache as data sources",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd1",
|
||||
"EventName": "MEM_LOAD_RETIRED.L1_MISS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions with at least one uop that missed in the L1 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions with L2 cache hits as data sources",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd1",
|
||||
"EventName": "MEM_LOAD_RETIRED.L2_HIT",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions with L2 cache hits as data sources.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions missed L2 cache as data sources",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd1",
|
||||
"EventName": "MEM_LOAD_RETIRED.L2_MISS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions missed L2 cache as data sources.",
|
||||
"SampleAfterValue": "100021",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions with L3 cache hits as data sources",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd1",
|
||||
"EventName": "MEM_LOAD_RETIRED.L3_HIT",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions with at least one uop that hit in the L3 cache.",
|
||||
"SampleAfterValue": "100021",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired load instructions missed L3 cache as data sources",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xd1",
|
||||
"EventName": "MEM_LOAD_RETIRED.L3_MISS",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired load instructions with at least one uop that missed in the L3 cache.",
|
||||
"SampleAfterValue": "50021",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "MEM_STORE_RETIRED.L2_HIT",
|
||||
"EventCode": "0x44",
|
||||
"EventName": "MEM_STORE_RETIRED.L2_HIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired memory uops for any access",
|
||||
"EventCode": "0xe5",
|
||||
"EventName": "MEM_UOP_RETIRED.ANY",
|
||||
"PublicDescription": "Number of retired micro-operations (uops) for load or store memory accesses",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x3"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit in the L3 or were snooped from another core's caches on the same socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F803C0004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that resulted in a snoop hit a modified line in another core's caches which forwarded the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10003C0004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1008000004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.SNC_CACHE.HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x808000004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that hit in the L3 or were snooped from another core's caches on the same socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F803C0001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that resulted in a snoop hit a modified line in another core's caches which forwarded the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10003C0001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that resulted in a snoop that hit in another core, which did not forward the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x4003C0001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x8003C0001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.REMOTE_CACHE.SNOOP_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1030000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x830000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1008000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.SNC_CACHE.HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x808000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit in the L3 or were snooped from another core's caches on the same socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.L3_HIT",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F803C0002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10003C0002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.SNC_CACHE.HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1008000002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.SNC_CACHE.HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x808000002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetches to the L3 only that hit in the L3 or were snooped from another core's caches on the same socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.HWPF_L3.L3_HIT",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x80082380",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit in the L3 or were snooped from another core's caches on the same socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.L3_HIT",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F003C4477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit a modified line in another core's caches which forwarded the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10003C4477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop that hit in another core, which did not forward the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_NO_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x4003C4477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that resulted in a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x8003C4477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop was sent and data was returned (Modified or Not Modified).",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.REMOTE_CACHE.SNOOP_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1830004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit a modified line in another core's caches which forwarded the data.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.REMOTE_CACHE.SNOOP_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1030004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by a cache on a remote socket where a snoop hit in another core's caches which forwarded the unmodified data to the requesting core.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.REMOTE_CACHE.SNOOP_HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x830004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that hit a modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.SNC_CACHE.HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1008004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that either hit a non-modified line in a distant L3 Cache or were snooped from a distant core's L1/L2 caches on this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.SNC_CACHE.HIT_WITH_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x808004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO), hardware prefetch RFOs (which bring data to L2), and software prefetches for exclusive ownership (PREFETCHW) that hit to a (M)odified cacheline in the L3 or snoop filter.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.RFO_TO_CORE.L3_HIT_M",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x1F80040022",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts streaming stores that hit in the L3 or were snooped from another core's caches on the same socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.STREAMING_WR.L3_HIT",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x80080800",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "OFFCORE_REQUESTS.ALL_REQUESTS",
|
||||
"EventCode": "0x21",
|
||||
"EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand and prefetch data reads",
|
||||
"EventCode": "0x21",
|
||||
"EventName": "OFFCORE_REQUESTS.DATA_RD",
|
||||
"PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Demand Data Read requests sent to uncore",
|
||||
"EventCode": "0x21",
|
||||
"EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
|
||||
"PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0x20",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x20",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where at least 1 outstanding demand data read request is pending.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x20",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x20",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
|
||||
"EventCode": "0x20",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "For every cycle, increments by the number of outstanding demand data read requests pending.",
|
||||
"EventCode": "0x20",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
|
||||
"PublicDescription": "For every cycle, increments by the number of outstanding demand data read requests pending. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts bus locks, accounts for cache line split locks and UC locks.",
|
||||
"EventCode": "0x2c",
|
||||
"EventName": "SQ_MISC.BUS_LOCK",
|
||||
"PublicDescription": "Counts the more expensive bus lock needed to enforce cache coherency for certain memory accesses that need to be done atomically. Can be created by issuing an atomic instruction (via the LOCK prefix) which causes a cache line split or accesses uncacheable memory.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of PREFETCHNTA instructions executed.",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "SW_PREFETCH_ACCESS.NTA",
|
||||
"PublicDescription": "Counts the number of PREFETCHNTA instructions executed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of PREFETCHW instructions executed.",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "SW_PREFETCH_ACCESS.PREFETCHW",
|
||||
"PublicDescription": "Counts the number of PREFETCHW instructions executed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of PREFETCHT0 instructions executed.",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "SW_PREFETCH_ACCESS.T0",
|
||||
"PublicDescription": "Counts the number of PREFETCHT0 instructions executed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "SW_PREFETCH_ACCESS.T1_T2",
|
||||
"PublicDescription": "Counts the number of PREFETCHT1 or PREFETCHT2 instructions executed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
}
|
||||
]
|
193
tools/perf/pmu-events/arch/x86/emeraldrapids/floating-point.json
Normal file
193
tools/perf/pmu-events/arch/x86/emeraldrapids/floating-point.json
Normal file
@ -0,0 +1,193 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "ARITH.FPDIV_ACTIVE",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xb0",
|
||||
"EventName": "ARITH.FPDIV_ACTIVE",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all microcode FP assists.",
|
||||
"EventCode": "0xc1",
|
||||
"EventName": "ASSISTS.FP",
|
||||
"PublicDescription": "Counts all microcode Floating Point assists.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "ASSISTS.SSE_AVX_MIX",
|
||||
"EventCode": "0xc1",
|
||||
"EventName": "ASSISTS.SSE_AVX_MIX",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_0",
|
||||
"EventCode": "0xb3",
|
||||
"EventName": "FP_ARITH_DISPATCHED.PORT_0",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_1",
|
||||
"EventCode": "0xb3",
|
||||
"EventName": "FP_ARITH_DISPATCHED.PORT_1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_5",
|
||||
"EventCode": "0xb3",
|
||||
"EventName": "FP_ARITH_DISPATCHED.PORT_5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, 1 for each element. Applies to SSE* and AVX* packed single precision and packed double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.4_FLOPS",
|
||||
"PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision and 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point and packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x18"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision FP instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, 1 for each element. Applies to SSE* and AVX* packed single precision and double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.8_FLOPS",
|
||||
"PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision and 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision and double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RSQRT14 RCP RCP14 DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x60"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR",
|
||||
"PublicDescription": "Number of SSE/AVX computational scalar single precision and double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x3"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
||||
"PublicDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of any Vector retired FP arithmetic instructions",
|
||||
"EventCode": "0xc7",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.VECTOR",
|
||||
"PublicDescription": "Number of any Vector retired FP arithmetic instructions. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0xfc"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_INST_RETIRED2.128B_PACKED_HALF",
|
||||
"EventCode": "0xcf",
|
||||
"EventName": "FP_ARITH_INST_RETIRED2.128B_PACKED_HALF",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_INST_RETIRED2.256B_PACKED_HALF",
|
||||
"EventCode": "0xcf",
|
||||
"EventName": "FP_ARITH_INST_RETIRED2.256B_PACKED_HALF",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_INST_RETIRED2.512B_PACKED_HALF",
|
||||
"EventCode": "0xcf",
|
||||
"EventName": "FP_ARITH_INST_RETIRED2.512B_PACKED_HALF",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_INST_RETIRED2.COMPLEX_SCALAR_HALF",
|
||||
"EventCode": "0xcf",
|
||||
"EventName": "FP_ARITH_INST_RETIRED2.COMPLEX_SCALAR_HALF",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of all Scalar Half-Precision FP arithmetic instructions(1) retired - regular and complex.",
|
||||
"EventCode": "0xcf",
|
||||
"EventName": "FP_ARITH_INST_RETIRED2.SCALAR",
|
||||
"PublicDescription": "FP_ARITH_INST_RETIRED2.SCALAR",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x3"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FP_ARITH_INST_RETIRED2.SCALAR_HALF",
|
||||
"EventCode": "0xcf",
|
||||
"EventName": "FP_ARITH_INST_RETIRED2.SCALAR_HALF",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of all Vector (also called packed) Half-Precision FP arithmetic instructions(1) retired.",
|
||||
"EventCode": "0xcf",
|
||||
"EventName": "FP_ARITH_INST_RETIRED2.VECTOR",
|
||||
"PublicDescription": "FP_ARITH_INST_RETIRED2.VECTOR",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1c"
|
||||
}
|
||||
]
|
389
tools/perf/pmu-events/arch/x86/emeraldrapids/frontend.json
Normal file
389
tools/perf/pmu-events/arch/x86/emeraldrapids/frontend.json
Normal file
@ -0,0 +1,389 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "Clears due to Unknown Branches.",
|
||||
"EventCode": "0x60",
|
||||
"EventName": "BACLEARS.ANY",
|
||||
"PublicDescription": "Number of times the front-end is resteered when it finds a branch instruction in a fetch line. This is called Unknown Branch which occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Stalls caused by changing prefix length of the instruction.",
|
||||
"EventCode": "0x87",
|
||||
"EventName": "DECODE.LCP",
|
||||
"PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk.",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles the Microcode Sequencer is busy.",
|
||||
"EventCode": "0x87",
|
||||
"EventName": "DECODE.MS_BUSY",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "DSB-to-MITE switch true penalty cycles.",
|
||||
"EventCode": "0x61",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previously fetched instructions that were decoded by the legacy x86 decode pipeline (MITE). This event counts fetch penalty cycles when a transition occurs from DSB to MITE.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced DSB miss.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.ANY_DSB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x1",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced a critical DSB miss.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.DSB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x11",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Number of retired Instructions that experienced a critical DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to the back-end as a result of the DSB miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced iTLB true miss.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.ITLB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x14",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired Instructions that experienced iTLB (Instruction TLB) true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.L1I_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x12",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired Instructions who experienced Instruction L1 Cache true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.L2_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x13",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired Instructions who experienced Instruction L2 Cache true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_1",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x600106",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 1 cycle which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x608006",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x601006",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions after front-end starvation of at least 2 cycles",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x600206",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 2 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x610006",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x100206",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x602006",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_4",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x600406",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x620006",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x604006",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x600806",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FRONTEND_RETIRED.MS_FLOWS",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.MS_FLOWS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x8",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.STLB_MISS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x15",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "FRONTEND_RETIRED.UNKNOWN_BRANCH",
|
||||
"EventCode": "0xc6",
|
||||
"EventName": "FRONTEND_RETIRED.UNKNOWN_BRANCH",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x17",
|
||||
"PEBS": "1",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
|
||||
"EventCode": "0x80",
|
||||
"EventName": "ICACHE_DATA.STALLS",
|
||||
"PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The decode pipeline works at a 32 Byte granularity.",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"EventCode": "0x83",
|
||||
"EventName": "ICACHE_TAG.STALLS",
|
||||
"PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
|
||||
"SampleAfterValue": "200003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_CYCLES_ANY",
|
||||
"PublicDescription": "Counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles DSB is delivering optimal number of Uops",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_CYCLES_OK",
|
||||
"PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_CYCLES_ANY",
|
||||
"PublicDescription": "Counts the number of cycles uops were delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles MITE is delivering optimal number of Uops",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_CYCLES_OK",
|
||||
"PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when uops are being delivered to IDQ while MS is busy",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MS_CYCLES_ANY",
|
||||
"PublicDescription": "Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of switches from DSB or MITE to the MS",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"PublicDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops delivered to IDQ while MS is busy",
|
||||
"EventCode": "0x79",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"PublicDescription": "Counts the total number of uops delivered by the Microcode Sequencer (MS).",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CORE]",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_BUBBLES.CORE",
|
||||
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_BUBBLES.CYCLES_FE_WAS_OK",
|
||||
"Invert": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CORE]",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x9c",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"Invert": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
}
|
||||
]
|
343
tools/perf/pmu-events/arch/x86/emeraldrapids/memory.json
Normal file
343
tools/perf/pmu-events/arch/x86/emeraldrapids/memory.json
Normal file
@ -0,0 +1,343 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x6"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of machine clears due to memory ordering conflicts.",
|
||||
"EventCode": "0xc3",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"PublicDescription": "Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
|
||||
"CounterMask": "2",
|
||||
"EventCode": "0x47",
|
||||
"EventName": "MEMORY_ACTIVITY.CYCLES_L1D_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
|
||||
"CounterMask": "3",
|
||||
"EventCode": "0x47",
|
||||
"EventName": "MEMORY_ACTIVITY.STALLS_L1D_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x3"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L2 cache miss demand cacheable load request is outstanding.",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0x47",
|
||||
"EventName": "MEMORY_ACTIVITY.STALLS_L2_MISS",
|
||||
"PublicDescription": "Execution stalls while L2 cache miss demand cacheable load request is outstanding (will not count for uncacheable demand requests e.g. bus lock).",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x5"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L3 cache miss demand cacheable load request is outstanding.",
|
||||
"CounterMask": "9",
|
||||
"EventCode": "0x47",
|
||||
"EventName": "MEMORY_ACTIVITY.STALLS_L3_MISS",
|
||||
"PublicDescription": "Execution stalls while L3 cache miss demand cacheable load request is outstanding (will not count for uncacheable demand requests e.g. bus lock).",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x9"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x80",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "1009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x10",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "20011",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x100",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "503",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x20",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x4",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x200",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "101",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x40",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "2003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"MSRValue": "0x8",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency.",
|
||||
"SampleAfterValue": "50021",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired memory store access operations. A PDist event for PEBS Store Latency Facility.",
|
||||
"Data_LA": "1",
|
||||
"EventCode": "0xcd",
|
||||
"EventName": "MEM_TRANS_RETIRED.STORE_SAMPLE",
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Counts Retired memory accesses with at least 1 store operation. This PEBS event is the precisely-distributed (PDist) trigger covering all stores uops for sampling by the PEBS Store Latency Facility. The facility is described in Intel SDM Volume 3 section 19.9.8",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the local socket's L1, L2, or L3 caches.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FBFC00004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were not supplied by the local socket's L1, L2, or L3 caches.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3FBFC00001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the local socket's L1, L2, or L3 caches.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F3FC00002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetches to the L3 only that missed the local socket's L1, L2, and L3 caches.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.HWPF_L3.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x94002380",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.HWPF_L3.L3_MISS_LOCAL",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x84002380",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F3FC04477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.L3_MISS_LOCAL",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F04C04477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that missed the L3 Cache and were supplied by the local socket (DRAM or PMM), whether or not in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts PMM or DRAM accesses that are controlled by the close or distant SNC Cluster. It does not count misses to the L3 which go to Local CXL Type 2 Memory or Local Non DRAM.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.L3_MISS_LOCAL_SOCKET",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x70CC04477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts streaming stores that missed the local socket's L1, L2, and L3 caches.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.STREAMING_WR.L3_MISS",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x94000800",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts streaming stores that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline is homed locally.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.STREAMING_WR.L3_MISS_LOCAL",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x84000800",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data read requests that miss the L3 cache.",
|
||||
"EventCode": "0x21",
|
||||
"EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "For every cycle, increments by the number of demand data read requests pending that are known to have missed the L3 cache.",
|
||||
"EventCode": "0x20",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD",
|
||||
"PublicDescription": "For every cycle, increments by the number of demand data read requests pending that are known to have missed the L3 cache. Note that this does not capture all elapsed cycles while requests are outstanding - only cycles from when the requests were known by the requesting core to have missed the L3 cache.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted.",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED",
|
||||
"PublicDescription": "Counts the number of times RTM abort was triggered.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_EVENTS",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MEM",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MEMTYPE",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to incompatible memory type.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY",
|
||||
"PublicDescription": "Counts the number of times an RTM execution aborted due to HLE-unfriendly instructions.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution successfully committed",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"PublicDescription": "Counts the number of times RTM commit succeeded.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times an RTM execution started.",
|
||||
"EventCode": "0xc9",
|
||||
"EventName": "RTM_RETIRED.START",
|
||||
"PublicDescription": "Counts the number of times we entered an RTM region. Does not count nested transactions.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional reads",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_READ",
|
||||
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional reads",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Speculatively counts the number of TSX aborts due to a data capacity limitation for transactional writes.",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"PublicDescription": "Speculatively counts the number of Transactional Synchronization Extensions (TSX) aborts due to a data capacity limitation for transactional writes.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address",
|
||||
"EventCode": "0x54",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"PublicDescription": "Counts the number of times a TSX line had a cache conflict.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
}
|
||||
]
|
315
tools/perf/pmu-events/arch/x86/emeraldrapids/other.json
Normal file
315
tools/perf/pmu-events/arch/x86/emeraldrapids/other.json
Normal file
@ -0,0 +1,315 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "ASSISTS.PAGE_FAULT",
|
||||
"EventCode": "0xc1",
|
||||
"EventName": "ASSISTS.PAGE_FAULT",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the cycles where the AMX (Advance Matrix Extension) unit is busy performing an operation.",
|
||||
"EventCode": "0xb7",
|
||||
"EventName": "EXE.AMX_BUSY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x73C000004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x104000004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_CODE_RD.SNC_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x708000004",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were supplied by DRAM.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x73C000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x104000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were supplied by DRAM attached to another socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x730000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand data reads that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_DATA_RD.SNC_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x708000001",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F3FFC0002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x73C000002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x104000002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.DEMAND_RFO.SNC_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x708000002",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts data load hardware prefetch requests to the L1 data cache that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.HWPF_L1D.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10400",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetches (which bring data to L2) that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.HWPF_L2.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10070",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetches to the L3 only that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.HWPF_L3.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x12380",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts hardware prefetches to the L3 only that were not supplied by the local socket's L1, L2, or L3 caches and the cacheline was homed in a remote socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.HWPF_L3.REMOTE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x90002380",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts writebacks of modified cachelines and streaming stores that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.MODIFIED_WRITE.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10808",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F3FFC4477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x73C004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, unless in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts only those DRAM accesses that are controlled by the close SNC Cluster.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x104004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to this socket, whether or not in Sub NUMA Cluster(SNC) Mode. In SNC Mode counts DRAM accesses that are controlled by the close or distant SNC Cluster.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.LOCAL_SOCKET_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x70C004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the local socket's L1, L2, or L3 caches and were supplied by a remote socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.REMOTE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x3F33004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM attached to another socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x730004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM or PMM attached to another socket.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.REMOTE_MEMORY",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x733004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts all (cacheable) data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM on a distant memory controller of this socket when the system is in SNC (sub-NUMA cluster) mode.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.READS_TO_CORE.SNC_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x708004477",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts streaming stores that have any type of response.",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0x10800",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts Demand RFOs, ItoM's, PREFECTHW's, Hardware RFO Prefetches to the L1/L2 and Streaming stores that likely resulted in a store to Memory (DRAM or PMM)",
|
||||
"EventCode": "0x2A,0x2B",
|
||||
"EventName": "OCR.WRITE_ESTIMATE.MEMORY",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"MSRValue": "0xFBFF80822",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread.",
|
||||
"EventCode": "0xa5",
|
||||
"EventName": "RS.EMPTY",
|
||||
"PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x7"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty.",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0xa5",
|
||||
"EventName": "RS.EMPTY_COUNT",
|
||||
"Invert": "1",
|
||||
"PublicDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to closely sample on front-end latency issues (see the FRONTEND_RETIRED event of designated precise events)",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x7"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event RS.EMPTY_COUNT",
|
||||
"CounterMask": "1",
|
||||
"Deprecated": "1",
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0xa5",
|
||||
"EventName": "RS_EMPTY.COUNT",
|
||||
"Invert": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x7"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event RS.EMPTY",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0xa5",
|
||||
"EventName": "RS_EMPTY.CYCLES",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x7"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles the uncore cannot take further requests",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x2d",
|
||||
"EventName": "XQ.FULL_CYCLES",
|
||||
"PublicDescription": "number of cycles when the thread is active and the uncore cannot take any further requests (for example prefetches, loads or stores initiated by the Core that miss the L2 cache).",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
}
|
||||
]
|
975
tools/perf/pmu-events/arch/x86/emeraldrapids/pipeline.json
Normal file
975
tools/perf/pmu-events/arch/x86/emeraldrapids/pipeline.json
Normal file
@ -0,0 +1,975 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "AMX retired arithmetic BF16 operations.",
|
||||
"EventCode": "0xce",
|
||||
"EventName": "AMX_OPS_RETIRED.BF16",
|
||||
"PublicDescription": "Number of AMX-based retired arithmetic bfloat16 (BF16) floating-point operations. Counts TDPBF16PS FP instructions. SW to use operation multiplier of 4",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "AMX retired arithmetic integer 8-bit operations.",
|
||||
"EventCode": "0xce",
|
||||
"EventName": "AMX_OPS_RETIRED.INT8",
|
||||
"PublicDescription": "Number of AMX-based retired arithmetic integer operations of 8-bit width source operands. Counts TDPB[SS,UU,US,SU]D instructions. SW should use operation multiplier of 8.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event ARITH.DIV_ACTIVE",
|
||||
"CounterMask": "1",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0xb0",
|
||||
"EventName": "ARITH.DIVIDER_ACTIVE",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x9"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when divide unit is busy executing divide or square root operations.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xb0",
|
||||
"EventName": "ARITH.DIV_ACTIVE",
|
||||
"PublicDescription": "Counts cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x9"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event ARITH.FPDIV_ACTIVE",
|
||||
"CounterMask": "1",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0xb0",
|
||||
"EventName": "ARITH.FP_DIVIDER_ACTIVE",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event counts the cycles the integer divider is busy.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xb0",
|
||||
"EventName": "ARITH.IDIV_ACTIVE",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event ARITH.IDIV_ACTIVE",
|
||||
"CounterMask": "1",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0xb0",
|
||||
"EventName": "ARITH.INT_DIVIDER_ACTIVE",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
|
||||
"EventCode": "0xc1",
|
||||
"EventName": "ASSISTS.ANY",
|
||||
"PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware. Examples include AD (page Access Dirty), FP and AVX related assists.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1b"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "All branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts all branch instructions retired.",
|
||||
"SampleAfterValue": "400009"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Conditional branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.COND",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts conditional branch instructions retired.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x11"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Not taken branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.COND_NTAKEN",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts not taken branch instructions retired.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Taken conditional branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.COND_TAKEN",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts taken conditional branch instructions retired.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Far branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.FAR_BRANCH",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts far branch instructions retired.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Indirect near branch instructions retired (excluding returns)",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.INDIRECT",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts near indirect branch instructions retired excluding returns. TSX abort is an indirect branch.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Direct and indirect near call instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.NEAR_CALL",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts both direct and indirect near call instructions retired.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Return instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.NEAR_RETURN",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts return instructions retired.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Taken branch instructions retired.",
|
||||
"EventCode": "0xc4",
|
||||
"EventName": "BR_INST_RETIRED.NEAR_TAKEN",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts taken branch instructions retired.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "All mispredicted branch instructions retired.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch. When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path.",
|
||||
"SampleAfterValue": "400009"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Mispredicted conditional branch instructions retired.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.COND",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts mispredicted conditional branch instructions retired.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x11"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.COND_NTAKEN",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts the number of conditional branch instructions retired that were mispredicted and the branch direction was not taken.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "number of branch instructions retired that were mispredicted and taken.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.COND_TAKEN",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts taken conditional mispredicted branch instructions retired.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Miss-predicted near indirect branch instructions retired (excluding returns)",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.INDIRECT",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts miss-predicted near indirect branch instructions retired excluding returns. TSX abort is an indirect branch.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Mispredicted indirect CALL retired.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.INDIRECT_CALL",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts retired mispredicted indirect (near taken) CALL instructions, including both register and memory indirect.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts number of near branch instructions retired that were mispredicted and taken.",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
|
||||
"EventCode": "0xc5",
|
||||
"EventName": "BR_MISP_RETIRED.RET",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts mispredicted return instructions retired.",
|
||||
"SampleAfterValue": "100007",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.",
|
||||
"EventCode": "0xec",
|
||||
"EventName": "CPU_CLK_UNHALTED.C01",
|
||||
"PublicDescription": "Counts core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state. This state can be entered via the TPAUSE or UMWAIT instructions.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.",
|
||||
"EventCode": "0xec",
|
||||
"EventName": "CPU_CLK_UNHALTED.C02",
|
||||
"PublicDescription": "Counts core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state. This state can be entered via the TPAUSE or UMWAIT instructions.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in C0 ACPI state.",
|
||||
"EventCode": "0xec",
|
||||
"EventName": "CPU_CLK_UNHALTED.C0_WAIT",
|
||||
"PublicDescription": "Counts core clocks when the thread is in the C0.1 or C0.2 power saving optimized states (TPAUSE or UMWAIT instructions) or running the PAUSE instruction.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x70"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycle counts are evenly distributed between active threads in the Core.",
|
||||
"EventCode": "0xec",
|
||||
"EventName": "CPU_CLK_UNHALTED.DISTRIBUTED",
|
||||
"PublicDescription": "This event distributes cycle counts between active hyperthreads, i.e., those in C0. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If all other hyperthreads are inactive (or disabled or do not exist), all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.",
|
||||
"EventCode": "0x3c",
|
||||
"EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
|
||||
"PublicDescription": "Counts Core crystal clock cycles when current thread is unhalted and the other thread is halted.",
|
||||
"SampleAfterValue": "25003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "CPU_CLK_UNHALTED.PAUSE",
|
||||
"EventCode": "0xec",
|
||||
"EventName": "CPU_CLK_UNHALTED.PAUSE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "CPU_CLK_UNHALTED.PAUSE_INST",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0xec",
|
||||
"EventName": "CPU_CLK_UNHALTED.PAUSE_INST",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.",
|
||||
"EventCode": "0x3c",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF_DISTRIBUTED",
|
||||
"PublicDescription": "This event distributes Core crystal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If one thread is active in a core, all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Reference cycles when the core is not in halt state.",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF_TSC",
|
||||
"PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x3"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Reference cycles when the core is not in halt state.",
|
||||
"EventCode": "0x3c",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
|
||||
"PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core cycles when the thread is not in halt state",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD",
|
||||
"PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Thread cycles when thread is not in halt state",
|
||||
"EventCode": "0x3c",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD_P",
|
||||
"PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.",
|
||||
"SampleAfterValue": "2000003"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
|
||||
"CounterMask": "8",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles while L2 cache miss demand load is outstanding.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles while memory subsystem has an outstanding load.",
|
||||
"CounterMask": "16",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
|
||||
"CounterMask": "12",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0xc"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x5"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Total execution stalls.",
|
||||
"CounterMask": "4",
|
||||
"EventCode": "0xa3",
|
||||
"EventName": "CYCLE_ACTIVITY.STALLS_TOTAL",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.",
|
||||
"EventCode": "0xa6",
|
||||
"EventName": "EXE_ACTIVITY.1_PORTS_UTIL",
|
||||
"PublicDescription": "Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.",
|
||||
"EventCode": "0xa6",
|
||||
"EventName": "EXE_ACTIVITY.2_PORTS_UTIL",
|
||||
"PublicDescription": "Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.",
|
||||
"EventCode": "0xa6",
|
||||
"EventName": "EXE_ACTIVITY.3_PORTS_UTIL",
|
||||
"PublicDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.",
|
||||
"EventCode": "0xa6",
|
||||
"EventName": "EXE_ACTIVITY.4_PORTS_UTIL",
|
||||
"PublicDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Execution stalls while memory subsystem has an outstanding load.",
|
||||
"CounterMask": "5",
|
||||
"EventCode": "0xa6",
|
||||
"EventName": "EXE_ACTIVITY.BOUND_ON_LOADS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x21"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where the Store Buffer was full and no loads caused an execution stall.",
|
||||
"CounterMask": "2",
|
||||
"EventCode": "0xa6",
|
||||
"EventName": "EXE_ACTIVITY.BOUND_ON_STORES",
|
||||
"PublicDescription": "Counts cycles where the Store Buffer was full and no loads caused an execution stall.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles no uop executed while RS was not empty, the SB was not full and there was no outstanding load.",
|
||||
"EventCode": "0xa6",
|
||||
"EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS",
|
||||
"PublicDescription": "Number of cycles total of 0 uops executed on all ports, Reservation Station (RS) was not empty, the Store Buffer (SB) was not full and there was no outstanding load.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction decoders utilized in a cycle",
|
||||
"EventCode": "0x75",
|
||||
"EventName": "INST_DECODED.DECODERS",
|
||||
"PublicDescription": "Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of instructions retired. Fixed Counter - architectural event",
|
||||
"EventName": "INST_RETIRED.ANY",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts the number of X86 instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of instructions retired. General Counter - architectural event",
|
||||
"EventCode": "0xc0",
|
||||
"EventName": "INST_RETIRED.ANY_P",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "Counts the number of X86 instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.",
|
||||
"SampleAfterValue": "2000003"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INST_RETIRED.MACRO_FUSED",
|
||||
"EventCode": "0xc0",
|
||||
"EventName": "INST_RETIRED.MACRO_FUSED",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired NOP instructions.",
|
||||
"EventCode": "0xc0",
|
||||
"EventName": "INST_RETIRED.NOP",
|
||||
"PublicDescription": "Counts all retired NOP or ENDBR32/64 instructions",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Precise instruction retired with PEBS precise-distribution",
|
||||
"EventName": "INST_RETIRED.PREC_DIST",
|
||||
"PEBS": "1",
|
||||
"PublicDescription": "A version of INST_RETIRED that allows for a precise distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR++) feature to fix bias in how retired instructions get sampled. Use on Fixed Counter 0.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Iterations of Repeat string retired instructions.",
|
||||
"EventCode": "0xc0",
|
||||
"EventName": "INST_RETIRED.REP_ITERATION",
|
||||
"PublicDescription": "Number of iterations of Repeat (REP) string retired instructions such as MOVS, CMPS, and SCAS. Each has a byte, word, and doubleword version and string instructions can be repeated using a repetition prefix, REP, that allows their architectural execution to be repeated a number of times as specified by the RCX register. Note the number of iterations is implementation-dependent.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Clears speculative count",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0xad",
|
||||
"EventName": "INT_MISC.CLEARS_COUNT",
|
||||
"PublicDescription": "Counts the number of speculative clears due to any type of branch misprediction or machine clears",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.",
|
||||
"EventCode": "0xad",
|
||||
"EventName": "INT_MISC.CLEAR_RESTEER_CYCLES",
|
||||
"PublicDescription": "Cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_MISC.MBA_STALLS",
|
||||
"EventCode": "0xad",
|
||||
"EventName": "INT_MISC.MBA_STALLS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread",
|
||||
"EventCode": "0xad",
|
||||
"EventName": "INT_MISC.RECOVERY_CYCLES",
|
||||
"PublicDescription": "Counts core cycles when the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.",
|
||||
"SampleAfterValue": "500009",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
|
||||
"EventCode": "0xad",
|
||||
"EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x7",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "TMA slots where uops got dropped",
|
||||
"EventCode": "0xad",
|
||||
"EventName": "INT_MISC.UOP_DROPPING",
|
||||
"PublicDescription": "Estimated number of Top-down Microarchitecture Analysis slots that got dropped due to non front-end reasons",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_VEC_RETIRED.128BIT",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.128BIT",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x13"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_VEC_RETIRED.256BIT",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.256BIT",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0xac"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "integer ADD, SUB, SAD 128-bit vector instructions.",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.ADD_128",
|
||||
"PublicDescription": "Number of retired integer ADD/SUB (regular or horizontal), SAD 128-bit vector instructions.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x3"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "integer ADD, SUB, SAD 256-bit vector instructions.",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.ADD_256",
|
||||
"PublicDescription": "Number of retired integer ADD/SUB (regular or horizontal), SAD 256-bit vector instructions.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0xc"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_VEC_RETIRED.MUL_256",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.MUL_256",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_VEC_RETIRED.SHUFFLES",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.SHUFFLES",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_VEC_RETIRED.VNNI_128",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.VNNI_128",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "INT_VEC_RETIRED.VNNI_256",
|
||||
"EventCode": "0xe7",
|
||||
"EventName": "INT_VEC_RETIRED.VNNI_256",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "False dependencies in MOB due to partial compare on address.",
|
||||
"EventCode": "0x03",
|
||||
"EventName": "LD_BLOCKS.ADDRESS_ALIAS",
|
||||
"PublicDescription": "Counts the number of times a load got blocked due to false dependencies in MOB due to partial compare on address.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
|
||||
"EventCode": "0x03",
|
||||
"EventName": "LD_BLOCKS.NO_SR",
|
||||
"PublicDescription": "Counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x88"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.",
|
||||
"EventCode": "0x03",
|
||||
"EventName": "LD_BLOCKS.STORE_FORWARD",
|
||||
"PublicDescription": "Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x82"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.",
|
||||
"EventCode": "0x4c",
|
||||
"EventName": "LOAD_HIT_PREFETCH.SWPF",
|
||||
"PublicDescription": "Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xa8",
|
||||
"EventName": "LSD.CYCLES_ACTIVE",
|
||||
"PublicDescription": "Counts the cycles when at least one uop is delivered by the LSD (Loop-stream detector).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.",
|
||||
"CounterMask": "6",
|
||||
"EventCode": "0xa8",
|
||||
"EventName": "LSD.CYCLES_OK",
|
||||
"PublicDescription": "Counts the cycles when optimal number of uops is delivered by the LSD (Loop-stream detector).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Uops delivered by the LSD.",
|
||||
"EventCode": "0xa8",
|
||||
"EventName": "LSD.UOPS",
|
||||
"PublicDescription": "Counts the number of uops delivered to the back-end by the LSD(Loop Stream Detector).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of machine clears (nukes) of any type.",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0xc3",
|
||||
"EventName": "MACHINE_CLEARS.COUNT",
|
||||
"PublicDescription": "Counts the number of machine clears (nukes) of any type.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Self-modifying code (SMC) detected.",
|
||||
"EventCode": "0xc3",
|
||||
"EventName": "MACHINE_CLEARS.SMC",
|
||||
"PublicDescription": "Counts self-modifying code (SMC) detected, which causes a machine clear.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "LFENCE instructions retired",
|
||||
"EventCode": "0xe0",
|
||||
"EventName": "MISC2_RETIRED.LFENCE",
|
||||
"PublicDescription": "number of LFENCE retired instructions",
|
||||
"SampleAfterValue": "400009",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Increments whenever there is an update to the LBR array.",
|
||||
"EventCode": "0xcc",
|
||||
"EventName": "MISC_RETIRED.LBR_INSERTS",
|
||||
"PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR enable via IA32_DEBUGCTL MSR and branch type selection via MSR_LBR_SELECT.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).",
|
||||
"EventCode": "0xa2",
|
||||
"EventName": "RESOURCE_STALLS.SB",
|
||||
"PublicDescription": "Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts cycles where the pipeline is stalled due to serializing operations.",
|
||||
"EventCode": "0xa2",
|
||||
"EventName": "RESOURCE_STALLS.SCOREBOARD",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "TMA slots where no uops were being issued due to lack of back-end resources.",
|
||||
"EventCode": "0xa4",
|
||||
"EventName": "TOPDOWN.BACKEND_BOUND_SLOTS",
|
||||
"PublicDescription": "Number of slots in TMA method where no micro-operations were being issued from front-end to back-end of the machine due to lack of back-end resources.",
|
||||
"SampleAfterValue": "10000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "TMA slots wasted due to incorrect speculations.",
|
||||
"EventCode": "0xa4",
|
||||
"EventName": "TOPDOWN.BAD_SPEC_SLOTS",
|
||||
"PublicDescription": "Number of slots of TMA method that were wasted due to incorrect speculation. It covers all types of control-flow or data-related mis-speculations.",
|
||||
"SampleAfterValue": "10000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "TMA slots wasted due to incorrect speculation by branch mispredictions",
|
||||
"EventCode": "0xa4",
|
||||
"EventName": "TOPDOWN.BR_MISPREDICT_SLOTS",
|
||||
"PublicDescription": "Number of TMA slots that were wasted due to incorrect speculation by (any type of) branch mispredictions. This event estimates number of speculative operations that were issued but not retired as well as the out-of-order engine recovery past a branch misprediction.",
|
||||
"SampleAfterValue": "10000003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "TOPDOWN.MEMORY_BOUND_SLOTS",
|
||||
"EventCode": "0xa4",
|
||||
"EventName": "TOPDOWN.MEMORY_BOUND_SLOTS",
|
||||
"SampleAfterValue": "10000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "TMA slots available for an unhalted logical processor. Fixed counter - architectural event",
|
||||
"EventName": "TOPDOWN.SLOTS",
|
||||
"PublicDescription": "Number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method (TMA). The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core. Software can use this event as the denominator for the top-level metrics of the TMA method. This architectural event is counted on a designated fixed counter (Fixed Counter 3).",
|
||||
"SampleAfterValue": "10000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "TMA slots available for an unhalted logical processor. General counter - architectural event",
|
||||
"EventCode": "0xa4",
|
||||
"EventName": "TOPDOWN.SLOTS_P",
|
||||
"PublicDescription": "Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core.",
|
||||
"SampleAfterValue": "10000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "UOPS_DECODED.DEC0_UOPS",
|
||||
"EventCode": "0x76",
|
||||
"EventName": "UOPS_DECODED.DEC0_UOPS",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops executed on port 0",
|
||||
"EventCode": "0xb2",
|
||||
"EventName": "UOPS_DISPATCHED.PORT_0",
|
||||
"PublicDescription": "Number of uops dispatch to execution port 0.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops executed on port 1",
|
||||
"EventCode": "0xb2",
|
||||
"EventName": "UOPS_DISPATCHED.PORT_1",
|
||||
"PublicDescription": "Number of uops dispatch to execution port 1.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops executed on ports 2, 3 and 10",
|
||||
"EventCode": "0xb2",
|
||||
"EventName": "UOPS_DISPATCHED.PORT_2_3_10",
|
||||
"PublicDescription": "Number of uops dispatch to execution ports 2, 3 and 10",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops executed on ports 4 and 9",
|
||||
"EventCode": "0xb2",
|
||||
"EventName": "UOPS_DISPATCHED.PORT_4_9",
|
||||
"PublicDescription": "Number of uops dispatch to execution ports 4 and 9",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops executed on ports 5 and 11",
|
||||
"EventCode": "0xb2",
|
||||
"EventName": "UOPS_DISPATCHED.PORT_5_11",
|
||||
"PublicDescription": "Number of uops dispatch to execution ports 5 and 11",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops executed on port 6",
|
||||
"EventCode": "0xb2",
|
||||
"EventName": "UOPS_DISPATCHED.PORT_6",
|
||||
"PublicDescription": "Number of uops dispatch to execution port 6.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x40"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops executed on ports 7 and 8",
|
||||
"EventCode": "0xb2",
|
||||
"EventName": "UOPS_DISPATCHED.PORT_7_8",
|
||||
"PublicDescription": "Number of uops dispatch to execution ports 7 and 8.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x80"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of uops executed on the core.",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CORE",
|
||||
"PublicDescription": "Counts the number of uops executed from any thread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1",
|
||||
"PublicDescription": "Counts cycles when at least 1 micro-op is executed from any thread on physical core.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.",
|
||||
"CounterMask": "2",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2",
|
||||
"PublicDescription": "Counts cycles when at least 2 micro-ops are executed from any thread on physical core.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.",
|
||||
"CounterMask": "3",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3",
|
||||
"PublicDescription": "Counts cycles when at least 3 micro-ops are executed from any thread on physical core.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.",
|
||||
"CounterMask": "4",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4",
|
||||
"PublicDescription": "Counts cycles when at least 4 micro-ops are executed from any thread on physical core.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where at least 1 uop was executed per-thread",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CYCLES_GE_1",
|
||||
"PublicDescription": "Cycles where at least 1 uop was executed per-thread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where at least 2 uops were executed per-thread",
|
||||
"CounterMask": "2",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CYCLES_GE_2",
|
||||
"PublicDescription": "Cycles where at least 2 uops were executed per-thread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where at least 3 uops were executed per-thread",
|
||||
"CounterMask": "3",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CYCLES_GE_3",
|
||||
"PublicDescription": "Cycles where at least 3 uops were executed per-thread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles where at least 4 uops were executed per-thread",
|
||||
"CounterMask": "4",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.CYCLES_GE_4",
|
||||
"PublicDescription": "Cycles where at least 4 uops were executed per-thread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.STALLS",
|
||||
"Invert": "1",
|
||||
"PublicDescription": "Counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event UOPS_EXECUTED.STALLS",
|
||||
"CounterMask": "1",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.STALL_CYCLES",
|
||||
"Invert": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of uops to be executed per-thread each cycle.",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.THREAD",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of x87 uops dispatched.",
|
||||
"EventCode": "0xb1",
|
||||
"EventName": "UOPS_EXECUTED.X87",
|
||||
"PublicDescription": "Counts the number of x87 uops executed.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Uops that RAT issues to RS",
|
||||
"EventCode": "0xae",
|
||||
"EventName": "UOPS_ISSUED.ANY",
|
||||
"PublicDescription": "Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles with retired uop(s).",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xc2",
|
||||
"EventName": "UOPS_RETIRED.CYCLES",
|
||||
"PublicDescription": "Counts cycles where at least one uop has retired.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retired uops except the last uop of each instruction.",
|
||||
"EventCode": "0xc2",
|
||||
"EventName": "UOPS_RETIRED.HEAVY",
|
||||
"PublicDescription": "Counts the number of retired micro-operations (uops) except the last uop of each instruction. An instruction that is decoded into less than two uops does not contribute to the count.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x1"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "UOPS_RETIRED.MS",
|
||||
"EventCode": "0xc2",
|
||||
"EventName": "UOPS_RETIRED.MS",
|
||||
"MSRIndex": "0x3F7",
|
||||
"MSRValue": "0x8",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Retirement slots used.",
|
||||
"EventCode": "0xc2",
|
||||
"EventName": "UOPS_RETIRED.SLOTS",
|
||||
"PublicDescription": "Counts the retirement slots used each cycle.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles without actually retired uops.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0xc2",
|
||||
"EventName": "UOPS_RETIRED.STALLS",
|
||||
"Invert": "1",
|
||||
"PublicDescription": "This event counts cycles without actually retired uops.",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "This event is deprecated. Refer to new event UOPS_RETIRED.STALLS",
|
||||
"CounterMask": "1",
|
||||
"Deprecated": "1",
|
||||
"EventCode": "0xc2",
|
||||
"EventName": "UOPS_RETIRED.STALL_CYCLES",
|
||||
"Invert": "1",
|
||||
"SampleAfterValue": "1000003",
|
||||
"UMask": "0x2"
|
||||
}
|
||||
]
|
5988
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-cache.json
Normal file
5988
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-cache.json
Normal file
File diff suppressed because it is too large
Load Diff
450
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-cxl.json
Normal file
450
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-cxl.json
Normal file
@ -0,0 +1,450 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "Counts the number of lfclk ticks",
|
||||
"EventCode": "0x01",
|
||||
"EventName": "UNC_CXLCM_CLOCKTICKS",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Mem Rxx AGF 0",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Req AGF0",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_REQ0",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Rsp AGF",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_REQ1",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Data AGF",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_RSP0",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Rsp AGF",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_RSP1",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x40",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Req AGF 1",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "UNC_CXLCM_RxC_AGF_INSERTS.MEM_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x20",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Mem Data AGF",
|
||||
"EventCode": "0x43",
|
||||
"EventName": "UNC_CXLCM_RxC_AGF_INSERTS.MEM_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Flits with AK set",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.AK_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Flits with BE set",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.BE_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x20",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of control flits received",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.CTRL",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Headerless flits received",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.NO_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of protocol flits received",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.PROT",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Flits with SZ set",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.SZ_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x40",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of flits received",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.VALID",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of valid messages in the flit",
|
||||
"EventCode": "0x4b",
|
||||
"EventName": "UNC_CXLCM_RxC_FLITS.VALID_MSG",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x80",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of CRC errors detected",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "UNC_CXLCM_RxC_MISC.CRC_ERRORS",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Init flits sent",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "UNC_CXLCM_RxC_MISC.INIT",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of LLCRD flits sent",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "UNC_CXLCM_RxC_MISC.LLCRD",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Retry flits sent",
|
||||
"EventCode": "0x40",
|
||||
"EventName": "UNC_CXLCM_RxC_MISC.RETRY",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles the Packing Buffer is Full",
|
||||
"EventCode": "0x52",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.CACHE_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles the Packing Buffer is Full",
|
||||
"EventCode": "0x52",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.CACHE_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles the Packing Buffer is Full",
|
||||
"EventCode": "0x52",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.CACHE_RSP",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles the Packing Buffer is Full",
|
||||
"EventCode": "0x52",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.MEM_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles the Packing Buffer is Full",
|
||||
"EventCode": "0x52",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.MEM_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Data Packing buffer",
|
||||
"EventCode": "0x41",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.CACHE_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Req Packing buffer",
|
||||
"EventCode": "0x41",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.CACHE_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Rsp Packing buffer",
|
||||
"EventCode": "0x41",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.CACHE_RSP",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Mem Data Packing buffer",
|
||||
"EventCode": "0x41",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.MEM_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Mem Rxx Packing buffer",
|
||||
"EventCode": "0x41",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.MEM_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles of Not Empty for Cache Data Packing buffer",
|
||||
"EventCode": "0x42",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.CACHE_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles of Not Empty for Cache Req Packing buffer",
|
||||
"EventCode": "0x42",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.CACHE_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles of Not Empty for Cache Rsp Packing buffer",
|
||||
"EventCode": "0x42",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.CACHE_RSP",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles of Not Empty for Mem Data Packing buffer",
|
||||
"EventCode": "0x42",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.MEM_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles of Not Empty for Mem Rxx Packing buffer",
|
||||
"EventCode": "0x42",
|
||||
"EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.MEM_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Flits with AK set",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_CXLCM_TxC_FLITS.AK_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Flits with BE set",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_CXLCM_TxC_FLITS.BE_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x20",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of control flits packed",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_CXLCM_TxC_FLITS.CTRL",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Headerless flits packed",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_CXLCM_TxC_FLITS.NO_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of protocol flits packed",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_CXLCM_TxC_FLITS.PROT",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of Flits with SZ set",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_CXLCM_TxC_FLITS.SZ_HDR",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x40",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Count the number of flits packed",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_CXLCM_TxC_FLITS.VALID",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Data Packing buffer",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Req Packing buffer",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_REQ0",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Rsp1 Packing buffer",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_REQ1",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x40",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Rsp0 Packing buffer",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_RSP0",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Cache Req Packing buffer",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_RSP1",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x20",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Mem Data Packing buffer",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.MEM_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to Mem Rxx Packing buffer",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.MEM_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLCM"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Counts the number of uclk ticks",
|
||||
"EventCode": "0x01",
|
||||
"EventName": "UNC_CXLDP_CLOCKTICKS",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLDP"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to M2S Data AGF",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLDP_TxC_AGF_INSERTS.M2S_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x20",
|
||||
"Unit": "CXLDP"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to M2S Req AGF",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLDP_TxC_AGF_INSERTS.M2S_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x10",
|
||||
"Unit": "CXLDP"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to U2C Data AGF",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_DATA",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x8",
|
||||
"Unit": "CXLDP"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to U2C Req AGF",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_REQ",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x1",
|
||||
"Unit": "CXLDP"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to U2C Rsp AGF 0",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_RSP0",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x2",
|
||||
"Unit": "CXLDP"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of Allocation to U2C Rsp AGF 1",
|
||||
"EventCode": "0x02",
|
||||
"EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_RSP1",
|
||||
"PerPkg": "1",
|
||||
"UMask": "0x4",
|
||||
"Unit": "CXLDP"
|
||||
}
|
||||
]
|
File diff suppressed because it is too large
Load Diff
3587
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-io.json
Normal file
3587
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-io.json
Normal file
File diff suppressed because it is too large
Load Diff
3308
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-memory.json
Normal file
3308
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-memory.json
Normal file
File diff suppressed because it is too large
Load Diff
197
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-power.json
Normal file
197
tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-power.json
Normal file
@ -0,0 +1,197 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "PCU PCLK Clockticks",
|
||||
"EventCode": "0x01",
|
||||
"EventName": "UNC_P_CLOCKTICKS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Number of PCU PCLK Clock cycles while the event is enabled",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "UNC_P_CORE_TRANSITION_CYCLES",
|
||||
"EventCode": "0x60",
|
||||
"EventName": "UNC_P_CORE_TRANSITION_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "UNC_P_DEMOTIONS",
|
||||
"EventCode": "0x30",
|
||||
"EventName": "UNC_P_DEMOTIONS",
|
||||
"PerPkg": "1",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Phase Shed 0 Cycles",
|
||||
"EventCode": "0x75",
|
||||
"EventName": "UNC_P_FIVR_PS_PS0_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Phase Shed 0 Cycles : Cycles spent in phase-shedding power state 0",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Phase Shed 1 Cycles",
|
||||
"EventCode": "0x76",
|
||||
"EventName": "UNC_P_FIVR_PS_PS1_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Phase Shed 1 Cycles : Cycles spent in phase-shedding power state 1",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Phase Shed 2 Cycles",
|
||||
"EventCode": "0x77",
|
||||
"EventName": "UNC_P_FIVR_PS_PS2_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Phase Shed 2 Cycles : Cycles spent in phase-shedding power state 2",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Phase Shed 3 Cycles",
|
||||
"EventCode": "0x78",
|
||||
"EventName": "UNC_P_FIVR_PS_PS3_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Phase Shed 3 Cycles : Cycles spent in phase-shedding power state 3",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "AVX256 Frequency Clipping",
|
||||
"EventCode": "0x49",
|
||||
"EventName": "UNC_P_FREQ_CLIP_AVX256",
|
||||
"PerPkg": "1",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "AVX512 Frequency Clipping",
|
||||
"EventCode": "0x4a",
|
||||
"EventName": "UNC_P_FREQ_CLIP_AVX512",
|
||||
"PerPkg": "1",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Thermal Strongest Upper Limit Cycles",
|
||||
"EventCode": "0x04",
|
||||
"EventName": "UNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Thermal Strongest Upper Limit Cycles : Number of cycles any frequency is reduced due to a thermal limit. Count only if throttling is occurring.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Power Strongest Upper Limit Cycles",
|
||||
"EventCode": "0x05",
|
||||
"EventName": "UNC_P_FREQ_MAX_POWER_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Power Strongest Upper Limit Cycles : Counts the number of cycles when power is the upper limit on frequency.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "IO P Limit Strongest Lower Limit Cycles",
|
||||
"EventCode": "0x73",
|
||||
"EventName": "UNC_P_FREQ_MIN_IO_P_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "IO P Limit Strongest Lower Limit Cycles : Counts the number of cycles when IO P Limit is preventing us from dropping the frequency lower. This algorithm monitors the needs to the IO subsystem on both local and remote sockets and will maintain a frequency high enough to maintain good IO BW. This is necessary for when all the IA cores on a socket are idle but a user still would like to maintain high IO Bandwidth.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles spent changing Frequency",
|
||||
"EventCode": "0x74",
|
||||
"EventName": "UNC_P_FREQ_TRANS_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Cycles spent changing Frequency : Counts the number of cycles when the system is changing frequency. This can not be filtered by thread ID. One can also use it with the occupancy counter that monitors number of threads in C0 to estimate the performance impact that frequency transitions had on the system.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Memory Phase Shedding Cycles",
|
||||
"EventCode": "0x2f",
|
||||
"EventName": "UNC_P_MEMORY_PHASE_SHEDDING_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Memory Phase Shedding Cycles : Counts the number of cycles that the PCU has triggered memory phase shedding. This is a mode that can be run in the iMC physicals that saves power at the expense of additional latency.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Package C State Residency - C0",
|
||||
"EventCode": "0x2a",
|
||||
"EventName": "UNC_P_PKG_RESIDENCY_C0_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Package C State Residency - C0 : Counts the number of cycles when the package was in C0. This event can be used in conjunction with edge detect to count C0 entrances (or exits using invert). Residency events do not include transition times.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Package C State Residency - C2E",
|
||||
"EventCode": "0x2b",
|
||||
"EventName": "UNC_P_PKG_RESIDENCY_C2E_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Package C State Residency - C2E : Counts the number of cycles when the package was in C2E. This event can be used in conjunction with edge detect to count C2E entrances (or exits using invert). Residency events do not include transition times.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Package C State Residency - C6",
|
||||
"EventCode": "0x2d",
|
||||
"EventName": "UNC_P_PKG_RESIDENCY_C6_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Package C State Residency - C6 : Counts the number of cycles when the package was in C6. This event can be used in conjunction with edge detect to count C6 entrances (or exits using invert). Residency events do not include transition times.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "UNC_P_PMAX_THROTTLED_CYCLES",
|
||||
"EventCode": "0x06",
|
||||
"EventName": "UNC_P_PMAX_THROTTLED_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cores in C0",
|
||||
"EventCode": "0x35",
|
||||
"EventName": "UNC_P_POWER_STATE_OCCUPANCY_CORES_C0",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Number of cores in C0 : This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cores in C3",
|
||||
"EventCode": "0x36",
|
||||
"EventName": "UNC_P_POWER_STATE_OCCUPANCY_CORES_C3",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Number of cores in C3 : This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cores in C6",
|
||||
"EventCode": "0x37",
|
||||
"EventName": "UNC_P_POWER_STATE_OCCUPANCY_CORES_C6",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Number of cores in C6 : This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "External Prochot",
|
||||
"EventCode": "0x0a",
|
||||
"EventName": "UNC_P_PROCHOT_EXTERNAL_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "External Prochot : Counts the number of cycles that we are in external PROCHOT mode. This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Internal Prochot",
|
||||
"EventCode": "0x09",
|
||||
"EventName": "UNC_P_PROCHOT_INTERNAL_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Internal Prochot : Counts the number of cycles that we are in Internal PROCHOT mode. This mode is triggered when a sensor on the die determines that we are too hot and must throttle to avoid damaging the chip.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Total Core C State Transition Cycles",
|
||||
"EventCode": "0x72",
|
||||
"EventName": "UNC_P_TOTAL_TRANSITION_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Total Core C State Transition Cycles : Number of cycles spent performing core C state transitions across all cores.",
|
||||
"Unit": "PCU"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "VR Hot",
|
||||
"EventCode": "0x42",
|
||||
"EventName": "UNC_P_VR_HOT_CYCLES",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "VR Hot : Number of cycles that a CPU SVID VR is hot. Does not cover DRAM VRs",
|
||||
"Unit": "PCU"
|
||||
}
|
||||
]
|
165
tools/perf/pmu-events/arch/x86/emeraldrapids/virtual-memory.json
Normal file
165
tools/perf/pmu-events/arch/x86/emeraldrapids/virtual-memory.json
Normal file
@ -0,0 +1,165 @@
|
||||
[
|
||||
{
|
||||
"BriefDescription": "Loads that miss the DTLB and hit the STLB.",
|
||||
"EventCode": "0x12",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a demand load.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x12",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
|
||||
"PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a demand load.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"EventCode": "0x12",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0xe"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data load to a 1G page.",
|
||||
"EventCode": "0x12",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
|
||||
"PublicDescription": "Counts completed page walks (1G sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.",
|
||||
"EventCode": "0x12",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data load to a 4K page.",
|
||||
"EventCode": "0x12",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle.",
|
||||
"EventCode": "0x12",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Stores that miss the DTLB and hit the STLB.",
|
||||
"EventCode": "0x13",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x13",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
|
||||
"PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a store.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"EventCode": "0x13",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0xe"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data store to a 1G page.",
|
||||
"EventCode": "0x13",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
|
||||
"PublicDescription": "Counts completed page walks (1G sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x8"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.",
|
||||
"EventCode": "0x13",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Page walks completed due to a demand data store to a 4K page.",
|
||||
"EventCode": "0x13",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle.",
|
||||
"EventCode": "0x13",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_PENDING",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.",
|
||||
"EventCode": "0x11",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"PublicDescription": "Counts instruction fetch requests that miss the ITLB (Instruction TLB) and hit the STLB (Second-level TLB).",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x20"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.",
|
||||
"CounterMask": "1",
|
||||
"EventCode": "0x11",
|
||||
"EventName": "ITLB_MISSES.WALK_ACTIVE",
|
||||
"PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a code (instruction fetch) request.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
|
||||
"EventCode": "0x11",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0xe"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"EventCode": "0x11",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x4"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"EventCode": "0x11",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x2"
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle.",
|
||||
"EventCode": "0x11",
|
||||
"EventName": "ITLB_MISSES.WALK_PENDING",
|
||||
"PublicDescription": "Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle.",
|
||||
"SampleAfterValue": "100003",
|
||||
"UMask": "0x10"
|
||||
}
|
||||
]
|
@ -271,7 +271,7 @@
|
||||
"EventCode": "0x4",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -279,7 +279,7 @@
|
||||
"EventCode": "0x1",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -287,7 +287,7 @@
|
||||
"EventCode": "0x7",
|
||||
"EventName": "UNC_I_RxR_BL_DRS_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -295,7 +295,7 @@
|
||||
"EventCode": "0x5",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -303,7 +303,7 @@
|
||||
"EventCode": "0x2",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -311,7 +311,7 @@
|
||||
"EventCode": "0x8",
|
||||
"EventName": "UNC_I_RxR_BL_NCB_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -319,7 +319,7 @@
|
||||
"EventCode": "0x6",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_CYCLES_FULL",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -327,7 +327,7 @@
|
||||
"EventCode": "0x3",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_INSERTS",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
@ -335,7 +335,7 @@
|
||||
"EventCode": "0x9",
|
||||
"EventName": "UNC_I_RxR_BL_NCS_OCCUPANCY",
|
||||
"PerPkg": "1",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requets as well as outbound MMIO writes.",
|
||||
"PublicDescription": "Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.",
|
||||
"Unit": "IRP"
|
||||
},
|
||||
{
|
||||
|
@ -1525,7 +1525,7 @@
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles within a transaction divided by the number of elisions.",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(cycles\\-t) else 0)",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(el\\-start) else 0)",
|
||||
"MetricGroup": "transaction",
|
||||
"MetricName": "tsx_cycles_per_elision",
|
||||
"ScaleUnit": "1cycles / elision"
|
||||
|
@ -1821,7 +1821,7 @@
|
||||
},
|
||||
{
|
||||
"BriefDescription": "Number of cycles within a transaction divided by the number of elisions.",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(cycles\\-t) else 0)",
|
||||
"MetricExpr": "(cycles\\-t / el\\-start if has_event(el\\-start) else 0)",
|
||||
"MetricGroup": "transaction",
|
||||
"MetricName": "tsx_cycles_per_elision",
|
||||
"ScaleUnit": "1cycles / elision"
|
||||
|
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue
Block a user