kevin/linux
1
Fork 0
Code

PCI: Fix typos

Browse Source 
Fix typos.

Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
This commit is contained in:
Bjorn Helgaas 2024-03-14 14:54:46 -05:00
parent 2ac11a2fdc
commit 5c7bdac783
5 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/pci/ats.c
View File

@ -455,8 +455,8 @@ void pci_restore_pasid_state(struct pci_dev *pdev)
* pci_pasid_features - Check which PASID features are supported * pci_pasid_features - Check which PASID features are supported
* @pdev: PCI device structure * @pdev: PCI device structure
* *
* Returns a negative value when no PASI capability is present. * Return a negative value when no PASID capability is present.
* Otherwise is returns a bitmask with supported features. Current * Otherwise return a bitmask with supported features. Current
* features reported are: * features reported are:
* PCI_PASID_CAP_EXEC - Execute permission supported * PCI_PASID_CAP_EXEC - Execute permission supported
* PCI_PASID_CAP_PRIV - Privileged mode supported * PCI_PASID_CAP_PRIV - Privileged mode supported

2
drivers/pci/controller/cadence/Kconfig
View File

@ -38,7 +38,7 @@ config PCIE_CADENCE_PLAT_EP
select PCIE_CADENCE_EP select PCIE_CADENCE_EP
select PCIE_CADENCE_PLAT select PCIE_CADENCE_PLAT
help help
Say Y here if you want to support the Cadence PCIe platform controller in Say Y here if you want to support the Cadence PCIe platform controller in
endpoint mode. This PCIe controller may be embedded into many endpoint mode. This PCIe controller may be embedded into many
different vendors SoCs. different vendors SoCs.

2
drivers/pci/hotplug/cpqphp_core.c
View File

@ -328,7 +328,7 @@ get_slot_mapping(struct pci_bus *bus, u8 bus_num, u8 dev_num, u8 *slot)
} else { } else {
/* Did not get a match on the target PCI device. Check /* Did not get a match on the target PCI device. Check
* if the current IRQ table entry is a PCI-to-PCI * if the current IRQ table entry is a PCI-to-PCI
* bridge device. If so, and it's secondary bus * bridge device. If so, and its secondary bus
* matches the bus number for the target device, I need * matches the bus number for the target device, I need
* to save the bridge's slot number. If I can not find * to save the bridge's slot number. If I can not find
* an entry for the target device, I will have to * an entry for the target device, I will have to

2
drivers/pci/hotplug/s390_pci_hpc.c
View File

@ -112,7 +112,7 @@ static int get_power_status(struct hotplug_slot *hotplug_slot, u8 *value)
static int get_adapter_status(struct hotplug_slot *hotplug_slot, u8 *value) static int get_adapter_status(struct hotplug_slot *hotplug_slot, u8 *value)
{ {
/* if the slot exits it always contains a function */ /* if the slot exists it always contains a function */
*value = 1; *value = 1;
return 0; return 0;
} }

2
drivers/pci/iomap.c
View File

@ -156,7 +156,7 @@ EXPORT_SYMBOL_GPL(pci_iomap_wc);
* the different IOMAP ranges. * the different IOMAP ranges.
* *
* But if the architecture does not use the generic iomap code, and if * But if the architecture does not use the generic iomap code, and if
* it has _not_ defined it's own private pci_iounmap function, we define * it has _not_ defined its own private pci_iounmap function, we define
* it here. * it here.
* *
* NOTE! This default implementation assumes that if the architecture * NOTE! This default implementation assumes that if the architecture