arm64: dts: qcom: x1e80100: fix PCIe5 interconnect
The fifth PCIe controller is connected to the PCIe North ANoC.
Fix the corresponding interconnect property so that the OS manages the
right path.
Fixes: 62ab23e155
("arm64: dts: qcom: x1e80100: add PCIe5 nodes")
Signed-off-by: Johan Hovold <johan+linaro@kernel.org>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20241024131101.13587-3-johan+linaro@kernel.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
This commit is contained in:
parent
f3bba5eb46
commit
54376fe116
@ -3102,7 +3102,7 @@
|
|||||||
assigned-clocks = <&gcc GCC_PCIE_5_AUX_CLK>;
|
assigned-clocks = <&gcc GCC_PCIE_5_AUX_CLK>;
|
||||||
assigned-clock-rates = <19200000>;
|
assigned-clock-rates = <19200000>;
|
||||||
|
|
||||||
interconnects = <&pcie_south_anoc MASTER_PCIE_5 QCOM_ICC_TAG_ALWAYS
|
interconnects = <&pcie_north_anoc MASTER_PCIE_5 QCOM_ICC_TAG_ALWAYS
|
||||||
&mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
|
&mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
|
||||||
<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
|
<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
|
||||||
&cnoc_main SLAVE_PCIE_5 QCOM_ICC_TAG_ALWAYS>;
|
&cnoc_main SLAVE_PCIE_5 QCOM_ICC_TAG_ALWAYS>;
|
||||||
|
Loading…
Reference in New Issue
Block a user