x86/tsc: Trust initial offset in architectural TSC-adjust MSRs
When the BIOS configures the architectural TSC-adjust MSRs on secondary sockets to correct a constant inter-chassis offset, after Linux brings the cores online, the TSC sync check later resets the core-local MSR to 0, triggering HPET fallback and leading to performance loss. Fix this by unconditionally using the initial adjust values read from the MSRs. Trusting the initial offsets in this architectural mechanism is a better approach than special-casing workarounds for specific platforms. Signed-off-by: Daniel J Blueman <daniel@quora.org> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Steffen Persvold <sp@numascale.com> Reviewed-by: James Cleverdon <james.cleverdon.external@eviden.com> Reviewed-by: Dimitri Sivanich <sivanich@hpe.com> Reviewed-by: Prarit Bhargava <prarit@redhat.com> Link: https://lore.kernel.org/r/20240419085146.175665-1-daniel@quora.org
This commit is contained in:
parent
ed30a4a51b
commit
455f9075f1
@ -193,10 +193,8 @@ bool tsc_store_and_check_tsc_adjust(bool bootcpu)
|
|||||||
cur->warned = false;
|
cur->warned = false;
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* If a non-zero TSC value for socket 0 may be valid then the default
|
* The default adjust value cannot be assumed to be zero on any socket.
|
||||||
* adjusted value cannot assumed to be zero either.
|
|
||||||
*/
|
*/
|
||||||
if (tsc_async_resets)
|
|
||||||
cur->adjusted = bootval;
|
cur->adjusted = bootval;
|
||||||
|
|
||||||
/*
|
/*
|
||||||
|
Loading…
Reference in New Issue
Block a user