dt-bindings: fpga: Convert bridge binding to yaml
Convert the generic fpga bridge DT binding to json-schema. Signed-off-by: Michal Simek <michal.simek@amd.com> Reviewed-by: Xu Yilun <yilun.xu@intel.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/14558a4dcfab5255c1683015287e9c7f48b1afc2.1704807147.git.michal.simek@amd.com Signed-off-by: Rob Herring <robh@kernel.org>
This commit is contained in:
parent
9defbb1bcf
commit
36a7c96b3f
@ -1,13 +0,0 @@
|
||||
FPGA Bridge Device Tree Binding
|
||||
|
||||
Optional properties:
|
||||
- bridge-enable : 0 if driver should disable bridge at startup
|
||||
1 if driver should enable bridge at startup
|
||||
Default is to leave bridge in current state.
|
||||
|
||||
Example:
|
||||
fpga_bridge3: fpga-bridge@ffc25080 {
|
||||
compatible = "altr,socfpga-fpga2sdram-bridge";
|
||||
reg = <0xffc25080 0x4>;
|
||||
bridge-enable = <0>;
|
||||
};
|
30
Documentation/devicetree/bindings/fpga/fpga-bridge.yaml
Normal file
30
Documentation/devicetree/bindings/fpga/fpga-bridge.yaml
Normal file
@ -0,0 +1,30 @@
|
||||
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/fpga/fpga-bridge.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: FPGA Bridge
|
||||
|
||||
maintainers:
|
||||
- Michal Simek <michal.simek@amd.com>
|
||||
|
||||
properties:
|
||||
$nodename:
|
||||
pattern: "^fpga-bridge(@.*|-([0-9]|[1-9][0-9]+))?$"
|
||||
|
||||
bridge-enable:
|
||||
description: |
|
||||
0 if driver should disable bridge at startup
|
||||
1 if driver should enable bridge at startup
|
||||
Default is to leave bridge in current state.
|
||||
$ref: /schemas/types.yaml#/definitions/uint32
|
||||
enum: [ 0, 1 ]
|
||||
|
||||
additionalProperties: true
|
||||
|
||||
examples:
|
||||
- |
|
||||
fpga-bridge {
|
||||
bridge-enable = <0>;
|
||||
};
|
@ -9,6 +9,9 @@ title: Xilinx LogiCORE Partial Reconfig Decoupler/AXI shutdown manager Softcore
|
||||
maintainers:
|
||||
- Nava kishore Manne <nava.kishore.manne@amd.com>
|
||||
|
||||
allOf:
|
||||
- $ref: fpga-bridge.yaml#
|
||||
|
||||
description: |
|
||||
The Xilinx LogiCORE Partial Reconfig(PR) Decoupler manages one or more
|
||||
decouplers/fpga bridges. The controller can decouple/disable the bridges
|
||||
@ -51,7 +54,7 @@ required:
|
||||
- clocks
|
||||
- clock-names
|
||||
|
||||
additionalProperties: false
|
||||
unevaluatedProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
|
Loading…
Reference in New Issue
Block a user