2008-03-18 01:02:50 -07:00
|
|
|
/*
|
2010-12-21 15:30:55 -07:00
|
|
|
* OMAP2/3/4 Power/Reset Management (PRM) bitfield definitions
|
2008-03-18 01:02:50 -07:00
|
|
|
*
|
2009-12-08 18:24:51 -07:00
|
|
|
* Copyright (C) 2007-2009 Texas Instruments, Inc.
|
2010-09-21 09:34:10 -07:00
|
|
|
* Copyright (C) 2010 Nokia Corporation
|
2008-03-18 01:02:50 -07:00
|
|
|
*
|
2010-12-21 15:30:55 -07:00
|
|
|
* Paul Walmsley
|
2008-03-18 01:02:50 -07:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
2010-12-21 15:30:55 -07:00
|
|
|
#ifndef __ARCH_ARM_MACH_OMAP2_PRM_H
|
|
|
|
#define __ARCH_ARM_MACH_OMAP2_PRM_H
|
2008-03-18 01:02:50 -07:00
|
|
|
|
|
|
|
#include "prcm-common.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* 24XX: PM_PWSTST_CORE, PM_PWSTST_GFX, PM_PWSTST_MPU, PM_PWSTST_DSP
|
|
|
|
*
|
|
|
|
* 2430: PM_PWSTST_MDM
|
|
|
|
*
|
|
|
|
* 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
|
|
|
|
* PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
|
|
|
|
* PM_PWSTST_NEON
|
|
|
|
*/
|
2010-05-18 17:40:23 -07:00
|
|
|
#define OMAP_INTRANSITION_MASK (1 << 20)
|
2008-03-18 01:02:50 -07:00
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* 24XX: PM_PWSTST_GFX, PM_PWSTST_DSP
|
|
|
|
*
|
|
|
|
* 2430: PM_PWSTST_MDM
|
|
|
|
*
|
|
|
|
* 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
|
|
|
|
* PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
|
|
|
|
* PM_PWSTST_NEON
|
|
|
|
*/
|
|
|
|
#define OMAP_POWERSTATEST_SHIFT 0
|
|
|
|
#define OMAP_POWERSTATEST_MASK (0x3 << 0)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* 24XX: PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
|
|
|
|
* PM_PWSTCTRL_DSP, PM_PWSTST_MPU
|
|
|
|
*
|
|
|
|
* 2430: PM_PWSTCTRL_MDM shared bits
|
|
|
|
*
|
|
|
|
* 3430: PM_PWSTCTRL_IVA2, PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE,
|
|
|
|
* PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM, PM_PWSTCTRL_PER,
|
|
|
|
* PM_PWSTCTRL_NEON shared bits
|
|
|
|
*/
|
|
|
|
#define OMAP_POWERSTATE_SHIFT 0
|
|
|
|
#define OMAP_POWERSTATE_MASK (0x3 << 0)
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|