2019-05-26 23:55:05 -07:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
2012-07-11 10:37:37 -07:00
|
|
|
/*
|
|
|
|
|
* Cast5 Cipher 16-way parallel algorithm (AVX/x86_64)
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2012 Johannes Goetzfried
|
|
|
|
|
* <Johannes.Goetzfried@informatik.stud.uni-erlangen.de>
|
|
|
|
|
*
|
2012-08-28 04:24:49 -07:00
|
|
|
* Copyright © 2012 Jussi Kivilinna <jussi.kivilinna@mbnet.fi>
|
2012-07-11 10:37:37 -07:00
|
|
|
*/
|
|
|
|
|
|
2013-01-19 04:39:11 -07:00
|
|
|
#include <linux/linkage.h>
|
2016-01-21 15:49:19 -07:00
|
|
|
#include <asm/frame.h>
|
2013-01-19 04:39:11 -07:00
|
|
|
|
2012-07-11 10:37:37 -07:00
|
|
|
.file "cast5-avx-x86_64-asm_64.S"
|
|
|
|
|
|
2012-11-13 02:43:14 -07:00
|
|
|
.extern cast_s1
|
|
|
|
|
.extern cast_s2
|
|
|
|
|
.extern cast_s3
|
|
|
|
|
.extern cast_s4
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
/* structure of crypto context */
|
|
|
|
|
#define km 0
|
|
|
|
|
#define kr (16*4)
|
|
|
|
|
#define rr ((16*4)+16)
|
|
|
|
|
|
|
|
|
|
/* s-boxes */
|
2012-11-13 02:43:14 -07:00
|
|
|
#define s1 cast_s1
|
|
|
|
|
#define s2 cast_s2
|
|
|
|
|
#define s3 cast_s3
|
|
|
|
|
#define s4 cast_s4
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
/**********************************************************************
|
|
|
|
|
16-way AVX cast5
|
|
|
|
|
**********************************************************************/
|
2017-09-18 12:42:02 -07:00
|
|
|
#define CTX %r15
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
#define RL1 %xmm0
|
|
|
|
|
#define RR1 %xmm1
|
|
|
|
|
#define RL2 %xmm2
|
|
|
|
|
#define RR2 %xmm3
|
|
|
|
|
#define RL3 %xmm4
|
|
|
|
|
#define RR3 %xmm5
|
|
|
|
|
#define RL4 %xmm6
|
|
|
|
|
#define RR4 %xmm7
|
|
|
|
|
|
|
|
|
|
#define RX %xmm8
|
|
|
|
|
|
|
|
|
|
#define RKM %xmm9
|
2012-08-28 04:24:49 -07:00
|
|
|
#define RKR %xmm10
|
|
|
|
|
#define RKRF %xmm11
|
|
|
|
|
#define RKRR %xmm12
|
|
|
|
|
|
|
|
|
|
#define R32 %xmm13
|
|
|
|
|
#define R1ST %xmm14
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
#define RTMP %xmm15
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
#define RID1 %rdi
|
|
|
|
|
#define RID1d %edi
|
2012-08-28 04:24:49 -07:00
|
|
|
#define RID2 %rsi
|
|
|
|
|
#define RID2d %esi
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
#define RGI1 %rdx
|
|
|
|
|
#define RGI1bl %dl
|
|
|
|
|
#define RGI1bh %dh
|
|
|
|
|
#define RGI2 %rcx
|
|
|
|
|
#define RGI2bl %cl
|
|
|
|
|
#define RGI2bh %ch
|
|
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
#define RGI3 %rax
|
|
|
|
|
#define RGI3bl %al
|
|
|
|
|
#define RGI3bh %ah
|
|
|
|
|
#define RGI4 %rbx
|
|
|
|
|
#define RGI4bl %bl
|
|
|
|
|
#define RGI4bh %bh
|
|
|
|
|
|
2012-07-11 10:37:37 -07:00
|
|
|
#define RFS1 %r8
|
|
|
|
|
#define RFS1d %r8d
|
|
|
|
|
#define RFS2 %r9
|
|
|
|
|
#define RFS2d %r9d
|
|
|
|
|
#define RFS3 %r10
|
|
|
|
|
#define RFS3d %r10d
|
|
|
|
|
|
|
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
#define lookup_32bit(src, dst, op1, op2, op3, interleave_op, il_reg) \
|
|
|
|
|
movzbl src ## bh, RID1d; \
|
2023-04-12 04:00:27 -07:00
|
|
|
leaq s1(%rip), RID2; \
|
|
|
|
|
movl (RID2,RID1,4), dst ## d; \
|
2012-08-28 04:24:49 -07:00
|
|
|
movzbl src ## bl, RID2d; \
|
2023-04-12 04:00:27 -07:00
|
|
|
leaq s2(%rip), RID1; \
|
|
|
|
|
op1 (RID1,RID2,4), dst ## d; \
|
2012-08-28 04:24:49 -07:00
|
|
|
shrq $16, src; \
|
|
|
|
|
movzbl src ## bh, RID1d; \
|
2023-04-12 04:00:27 -07:00
|
|
|
leaq s3(%rip), RID2; \
|
|
|
|
|
op2 (RID2,RID1,4), dst ## d; \
|
2012-08-28 04:24:49 -07:00
|
|
|
movzbl src ## bl, RID2d; \
|
|
|
|
|
interleave_op(il_reg); \
|
2023-04-12 04:00:27 -07:00
|
|
|
leaq s4(%rip), RID1; \
|
|
|
|
|
op3 (RID1,RID2,4), dst ## d;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
#define dummy(d) /* do nothing */
|
|
|
|
|
|
|
|
|
|
#define shr_next(reg) \
|
|
|
|
|
shrq $16, reg;
|
|
|
|
|
|
|
|
|
|
#define F_head(a, x, gi1, gi2, op0) \
|
2012-07-11 10:37:37 -07:00
|
|
|
op0 a, RKM, x; \
|
2012-08-28 04:24:49 -07:00
|
|
|
vpslld RKRF, x, RTMP; \
|
|
|
|
|
vpsrld RKRR, x, x; \
|
2012-07-11 10:37:37 -07:00
|
|
|
vpor RTMP, x, x; \
|
|
|
|
|
\
|
2012-08-28 04:24:49 -07:00
|
|
|
vmovq x, gi1; \
|
|
|
|
|
vpextrq $1, x, gi2;
|
|
|
|
|
|
|
|
|
|
#define F_tail(a, x, gi1, gi2, op1, op2, op3) \
|
|
|
|
|
lookup_32bit(##gi1, RFS1, op1, op2, op3, shr_next, ##gi1); \
|
|
|
|
|
lookup_32bit(##gi2, RFS3, op1, op2, op3, shr_next, ##gi2); \
|
2012-07-11 10:37:37 -07:00
|
|
|
\
|
2012-08-28 04:24:49 -07:00
|
|
|
lookup_32bit(##gi1, RFS2, op1, op2, op3, dummy, none); \
|
|
|
|
|
shlq $32, RFS2; \
|
|
|
|
|
orq RFS1, RFS2; \
|
|
|
|
|
lookup_32bit(##gi2, RFS1, op1, op2, op3, dummy, none); \
|
|
|
|
|
shlq $32, RFS1; \
|
|
|
|
|
orq RFS1, RFS3; \
|
2012-07-11 10:37:37 -07:00
|
|
|
\
|
2012-08-28 04:24:49 -07:00
|
|
|
vmovq RFS2, x; \
|
2012-07-11 10:37:37 -07:00
|
|
|
vpinsrq $1, RFS3, x, x;
|
|
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
#define F_2(a1, b1, a2, b2, op0, op1, op2, op3) \
|
|
|
|
|
F_head(b1, RX, RGI1, RGI2, op0); \
|
|
|
|
|
F_head(b2, RX, RGI3, RGI4, op0); \
|
|
|
|
|
\
|
|
|
|
|
F_tail(b1, RX, RGI1, RGI2, op1, op2, op3); \
|
|
|
|
|
F_tail(b2, RTMP, RGI3, RGI4, op1, op2, op3); \
|
|
|
|
|
\
|
|
|
|
|
vpxor a1, RX, a1; \
|
|
|
|
|
vpxor a2, RTMP, a2;
|
|
|
|
|
|
|
|
|
|
#define F1_2(a1, b1, a2, b2) \
|
|
|
|
|
F_2(a1, b1, a2, b2, vpaddd, xorl, subl, addl)
|
|
|
|
|
#define F2_2(a1, b1, a2, b2) \
|
|
|
|
|
F_2(a1, b1, a2, b2, vpxor, subl, addl, xorl)
|
|
|
|
|
#define F3_2(a1, b1, a2, b2) \
|
|
|
|
|
F_2(a1, b1, a2, b2, vpsubd, addl, xorl, subl)
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
#define subround(a1, b1, a2, b2, f) \
|
|
|
|
|
F ## f ## _2(a1, b1, a2, b2);
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
#define round(l, r, n, f) \
|
|
|
|
|
vbroadcastss (km+(4*n))(CTX), RKM; \
|
2012-08-28 04:24:49 -07:00
|
|
|
vpand R1ST, RKR, RKRF; \
|
2012-07-11 10:37:37 -07:00
|
|
|
vpsubq RKRF, R32, RKRR; \
|
2012-08-28 04:24:49 -07:00
|
|
|
vpsrldq $1, RKR, RKR; \
|
|
|
|
|
subround(l ## 1, r ## 1, l ## 2, r ## 2, f); \
|
|
|
|
|
subround(l ## 3, r ## 3, l ## 4, r ## 4, f);
|
|
|
|
|
|
|
|
|
|
#define enc_preload_rkr() \
|
2023-04-12 04:00:27 -07:00
|
|
|
vbroadcastss .L16_mask(%rip), RKR; \
|
2012-08-28 04:24:49 -07:00
|
|
|
/* add 16-bit rotation to key rotations (mod 32) */ \
|
|
|
|
|
vpxor kr(CTX), RKR, RKR;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
#define dec_preload_rkr() \
|
2023-04-12 04:00:27 -07:00
|
|
|
vbroadcastss .L16_mask(%rip), RKR; \
|
2012-08-28 04:24:49 -07:00
|
|
|
/* add 16-bit rotation to key rotations (mod 32) */ \
|
|
|
|
|
vpxor kr(CTX), RKR, RKR; \
|
2023-04-12 04:00:27 -07:00
|
|
|
vpshufb .Lbswap128_mask(%rip), RKR, RKR;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
#define transpose_2x4(x0, x1, t0, t1) \
|
|
|
|
|
vpunpckldq x1, x0, t0; \
|
|
|
|
|
vpunpckhdq x1, x0, t1; \
|
|
|
|
|
\
|
|
|
|
|
vpunpcklqdq t1, t0, x0; \
|
|
|
|
|
vpunpckhqdq t1, t0, x1;
|
|
|
|
|
|
2012-10-20 05:06:56 -07:00
|
|
|
#define inpack_blocks(x0, x1, t0, t1, rmask) \
|
2012-08-28 04:24:49 -07:00
|
|
|
vpshufb rmask, x0, x0; \
|
|
|
|
|
vpshufb rmask, x1, x1; \
|
2012-07-11 10:37:37 -07:00
|
|
|
\
|
|
|
|
|
transpose_2x4(x0, x1, t0, t1)
|
|
|
|
|
|
2012-10-20 05:06:56 -07:00
|
|
|
#define outunpack_blocks(x0, x1, t0, t1, rmask) \
|
2012-07-11 10:37:37 -07:00
|
|
|
transpose_2x4(x0, x1, t0, t1) \
|
|
|
|
|
\
|
2012-08-28 04:24:49 -07:00
|
|
|
vpshufb rmask, x0, x0; \
|
2012-10-20 05:06:56 -07:00
|
|
|
vpshufb rmask, x1, x1;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
crypto: x86 - make constants readonly, allow linker to merge them
A lot of asm-optimized routines in arch/x86/crypto/ keep its
constants in .data. This is wrong, they should be on .rodata.
Mnay of these constants are the same in different modules.
For example, 128-bit shuffle mask 0x000102030405060708090A0B0C0D0E0F
exists in at least half a dozen places.
There is a way to let linker merge them and use just one copy.
The rules are as follows: mergeable objects of different sizes
should not share sections. You can't put them all in one .rodata
section, they will lose "mergeability".
GCC puts its mergeable constants in ".rodata.cstSIZE" sections,
or ".rodata.cstSIZE.<object_name>" if -fdata-sections is used.
This patch does the same:
.section .rodata.cst16.SHUF_MASK, "aM", @progbits, 16
It is important that all data in such section consists of
16-byte elements, not larger ones, and there are no implicit
use of one element from another.
When this is not the case, use non-mergeable section:
.section .rodata[.VAR_NAME], "a", @progbits
This reduces .data by ~15 kbytes:
text data bss dec hex filename
11097415 2705840 2630712 16433967 fac32f vmlinux-prev.o
11112095 2690672 2630712 16433479 fac147 vmlinux.o
Merged objects are visible in System.map:
ffffffff81a28810 r POLY
ffffffff81a28810 r POLY
ffffffff81a28820 r TWOONE
ffffffff81a28820 r TWOONE
ffffffff81a28830 r PSHUFFLE_BYTE_FLIP_MASK <- merged regardless of
ffffffff81a28830 r SHUF_MASK <------------- the name difference
ffffffff81a28830 r SHUF_MASK
ffffffff81a28830 r SHUF_MASK
..
ffffffff81a28d00 r K512 <- merged three identical 640-byte tables
ffffffff81a28d00 r K512
ffffffff81a28d00 r K512
Use of object names in section name suffixes is not strictly necessary,
but might help if someday link stage will use garbage collection
to eliminate unused sections (ld --gc-sections).
Signed-off-by: Denys Vlasenko <dvlasenk@redhat.com>
CC: Herbert Xu <herbert@gondor.apana.org.au>
CC: Josh Poimboeuf <jpoimboe@redhat.com>
CC: Xiaodong Liu <xiaodong.liu@intel.com>
CC: Megha Dey <megha.dey@intel.com>
CC: linux-crypto@vger.kernel.org
CC: x86@kernel.org
CC: linux-kernel@vger.kernel.org
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-01-19 14:33:04 -07:00
|
|
|
.section .rodata.cst16.bswap_mask, "aM", @progbits, 16
|
2012-07-11 10:37:37 -07:00
|
|
|
.align 16
|
|
|
|
|
.Lbswap_mask:
|
|
|
|
|
.byte 3, 2, 1, 0, 7, 6, 5, 4, 11, 10, 9, 8, 15, 14, 13, 12
|
crypto: x86 - make constants readonly, allow linker to merge them
A lot of asm-optimized routines in arch/x86/crypto/ keep its
constants in .data. This is wrong, they should be on .rodata.
Mnay of these constants are the same in different modules.
For example, 128-bit shuffle mask 0x000102030405060708090A0B0C0D0E0F
exists in at least half a dozen places.
There is a way to let linker merge them and use just one copy.
The rules are as follows: mergeable objects of different sizes
should not share sections. You can't put them all in one .rodata
section, they will lose "mergeability".
GCC puts its mergeable constants in ".rodata.cstSIZE" sections,
or ".rodata.cstSIZE.<object_name>" if -fdata-sections is used.
This patch does the same:
.section .rodata.cst16.SHUF_MASK, "aM", @progbits, 16
It is important that all data in such section consists of
16-byte elements, not larger ones, and there are no implicit
use of one element from another.
When this is not the case, use non-mergeable section:
.section .rodata[.VAR_NAME], "a", @progbits
This reduces .data by ~15 kbytes:
text data bss dec hex filename
11097415 2705840 2630712 16433967 fac32f vmlinux-prev.o
11112095 2690672 2630712 16433479 fac147 vmlinux.o
Merged objects are visible in System.map:
ffffffff81a28810 r POLY
ffffffff81a28810 r POLY
ffffffff81a28820 r TWOONE
ffffffff81a28820 r TWOONE
ffffffff81a28830 r PSHUFFLE_BYTE_FLIP_MASK <- merged regardless of
ffffffff81a28830 r SHUF_MASK <------------- the name difference
ffffffff81a28830 r SHUF_MASK
ffffffff81a28830 r SHUF_MASK
..
ffffffff81a28d00 r K512 <- merged three identical 640-byte tables
ffffffff81a28d00 r K512
ffffffff81a28d00 r K512
Use of object names in section name suffixes is not strictly necessary,
but might help if someday link stage will use garbage collection
to eliminate unused sections (ld --gc-sections).
Signed-off-by: Denys Vlasenko <dvlasenk@redhat.com>
CC: Herbert Xu <herbert@gondor.apana.org.au>
CC: Josh Poimboeuf <jpoimboe@redhat.com>
CC: Xiaodong Liu <xiaodong.liu@intel.com>
CC: Megha Dey <megha.dey@intel.com>
CC: linux-crypto@vger.kernel.org
CC: x86@kernel.org
CC: linux-kernel@vger.kernel.org
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-01-19 14:33:04 -07:00
|
|
|
.section .rodata.cst16.bswap128_mask, "aM", @progbits, 16
|
|
|
|
|
.align 16
|
2012-08-28 04:24:49 -07:00
|
|
|
.Lbswap128_mask:
|
|
|
|
|
.byte 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
|
crypto: x86 - make constants readonly, allow linker to merge them
A lot of asm-optimized routines in arch/x86/crypto/ keep its
constants in .data. This is wrong, they should be on .rodata.
Mnay of these constants are the same in different modules.
For example, 128-bit shuffle mask 0x000102030405060708090A0B0C0D0E0F
exists in at least half a dozen places.
There is a way to let linker merge them and use just one copy.
The rules are as follows: mergeable objects of different sizes
should not share sections. You can't put them all in one .rodata
section, they will lose "mergeability".
GCC puts its mergeable constants in ".rodata.cstSIZE" sections,
or ".rodata.cstSIZE.<object_name>" if -fdata-sections is used.
This patch does the same:
.section .rodata.cst16.SHUF_MASK, "aM", @progbits, 16
It is important that all data in such section consists of
16-byte elements, not larger ones, and there are no implicit
use of one element from another.
When this is not the case, use non-mergeable section:
.section .rodata[.VAR_NAME], "a", @progbits
This reduces .data by ~15 kbytes:
text data bss dec hex filename
11097415 2705840 2630712 16433967 fac32f vmlinux-prev.o
11112095 2690672 2630712 16433479 fac147 vmlinux.o
Merged objects are visible in System.map:
ffffffff81a28810 r POLY
ffffffff81a28810 r POLY
ffffffff81a28820 r TWOONE
ffffffff81a28820 r TWOONE
ffffffff81a28830 r PSHUFFLE_BYTE_FLIP_MASK <- merged regardless of
ffffffff81a28830 r SHUF_MASK <------------- the name difference
ffffffff81a28830 r SHUF_MASK
ffffffff81a28830 r SHUF_MASK
..
ffffffff81a28d00 r K512 <- merged three identical 640-byte tables
ffffffff81a28d00 r K512
ffffffff81a28d00 r K512
Use of object names in section name suffixes is not strictly necessary,
but might help if someday link stage will use garbage collection
to eliminate unused sections (ld --gc-sections).
Signed-off-by: Denys Vlasenko <dvlasenk@redhat.com>
CC: Herbert Xu <herbert@gondor.apana.org.au>
CC: Josh Poimboeuf <jpoimboe@redhat.com>
CC: Xiaodong Liu <xiaodong.liu@intel.com>
CC: Megha Dey <megha.dey@intel.com>
CC: linux-crypto@vger.kernel.org
CC: x86@kernel.org
CC: linux-kernel@vger.kernel.org
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-01-19 14:33:04 -07:00
|
|
|
.section .rodata.cst16.bswap_iv_mask, "aM", @progbits, 16
|
|
|
|
|
.align 16
|
2012-10-20 05:06:56 -07:00
|
|
|
.Lbswap_iv_mask:
|
|
|
|
|
.byte 7, 6, 5, 4, 3, 2, 1, 0, 7, 6, 5, 4, 3, 2, 1, 0
|
crypto: x86 - make constants readonly, allow linker to merge them
A lot of asm-optimized routines in arch/x86/crypto/ keep its
constants in .data. This is wrong, they should be on .rodata.
Mnay of these constants are the same in different modules.
For example, 128-bit shuffle mask 0x000102030405060708090A0B0C0D0E0F
exists in at least half a dozen places.
There is a way to let linker merge them and use just one copy.
The rules are as follows: mergeable objects of different sizes
should not share sections. You can't put them all in one .rodata
section, they will lose "mergeability".
GCC puts its mergeable constants in ".rodata.cstSIZE" sections,
or ".rodata.cstSIZE.<object_name>" if -fdata-sections is used.
This patch does the same:
.section .rodata.cst16.SHUF_MASK, "aM", @progbits, 16
It is important that all data in such section consists of
16-byte elements, not larger ones, and there are no implicit
use of one element from another.
When this is not the case, use non-mergeable section:
.section .rodata[.VAR_NAME], "a", @progbits
This reduces .data by ~15 kbytes:
text data bss dec hex filename
11097415 2705840 2630712 16433967 fac32f vmlinux-prev.o
11112095 2690672 2630712 16433479 fac147 vmlinux.o
Merged objects are visible in System.map:
ffffffff81a28810 r POLY
ffffffff81a28810 r POLY
ffffffff81a28820 r TWOONE
ffffffff81a28820 r TWOONE
ffffffff81a28830 r PSHUFFLE_BYTE_FLIP_MASK <- merged regardless of
ffffffff81a28830 r SHUF_MASK <------------- the name difference
ffffffff81a28830 r SHUF_MASK
ffffffff81a28830 r SHUF_MASK
..
ffffffff81a28d00 r K512 <- merged three identical 640-byte tables
ffffffff81a28d00 r K512
ffffffff81a28d00 r K512
Use of object names in section name suffixes is not strictly necessary,
but might help if someday link stage will use garbage collection
to eliminate unused sections (ld --gc-sections).
Signed-off-by: Denys Vlasenko <dvlasenk@redhat.com>
CC: Herbert Xu <herbert@gondor.apana.org.au>
CC: Josh Poimboeuf <jpoimboe@redhat.com>
CC: Xiaodong Liu <xiaodong.liu@intel.com>
CC: Megha Dey <megha.dey@intel.com>
CC: linux-crypto@vger.kernel.org
CC: x86@kernel.org
CC: linux-kernel@vger.kernel.org
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-01-19 14:33:04 -07:00
|
|
|
|
|
|
|
|
.section .rodata.cst4.16_mask, "aM", @progbits, 4
|
|
|
|
|
.align 4
|
2012-08-28 04:24:49 -07:00
|
|
|
.L16_mask:
|
|
|
|
|
.byte 16, 16, 16, 16
|
crypto: x86 - make constants readonly, allow linker to merge them
A lot of asm-optimized routines in arch/x86/crypto/ keep its
constants in .data. This is wrong, they should be on .rodata.
Mnay of these constants are the same in different modules.
For example, 128-bit shuffle mask 0x000102030405060708090A0B0C0D0E0F
exists in at least half a dozen places.
There is a way to let linker merge them and use just one copy.
The rules are as follows: mergeable objects of different sizes
should not share sections. You can't put them all in one .rodata
section, they will lose "mergeability".
GCC puts its mergeable constants in ".rodata.cstSIZE" sections,
or ".rodata.cstSIZE.<object_name>" if -fdata-sections is used.
This patch does the same:
.section .rodata.cst16.SHUF_MASK, "aM", @progbits, 16
It is important that all data in such section consists of
16-byte elements, not larger ones, and there are no implicit
use of one element from another.
When this is not the case, use non-mergeable section:
.section .rodata[.VAR_NAME], "a", @progbits
This reduces .data by ~15 kbytes:
text data bss dec hex filename
11097415 2705840 2630712 16433967 fac32f vmlinux-prev.o
11112095 2690672 2630712 16433479 fac147 vmlinux.o
Merged objects are visible in System.map:
ffffffff81a28810 r POLY
ffffffff81a28810 r POLY
ffffffff81a28820 r TWOONE
ffffffff81a28820 r TWOONE
ffffffff81a28830 r PSHUFFLE_BYTE_FLIP_MASK <- merged regardless of
ffffffff81a28830 r SHUF_MASK <------------- the name difference
ffffffff81a28830 r SHUF_MASK
ffffffff81a28830 r SHUF_MASK
..
ffffffff81a28d00 r K512 <- merged three identical 640-byte tables
ffffffff81a28d00 r K512
ffffffff81a28d00 r K512
Use of object names in section name suffixes is not strictly necessary,
but might help if someday link stage will use garbage collection
to eliminate unused sections (ld --gc-sections).
Signed-off-by: Denys Vlasenko <dvlasenk@redhat.com>
CC: Herbert Xu <herbert@gondor.apana.org.au>
CC: Josh Poimboeuf <jpoimboe@redhat.com>
CC: Xiaodong Liu <xiaodong.liu@intel.com>
CC: Megha Dey <megha.dey@intel.com>
CC: linux-crypto@vger.kernel.org
CC: x86@kernel.org
CC: linux-kernel@vger.kernel.org
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-01-19 14:33:04 -07:00
|
|
|
.section .rodata.cst4.32_mask, "aM", @progbits, 4
|
|
|
|
|
.align 4
|
2012-07-11 10:37:37 -07:00
|
|
|
.L32_mask:
|
2012-08-28 04:24:49 -07:00
|
|
|
.byte 32, 0, 0, 0
|
crypto: x86 - make constants readonly, allow linker to merge them
A lot of asm-optimized routines in arch/x86/crypto/ keep its
constants in .data. This is wrong, they should be on .rodata.
Mnay of these constants are the same in different modules.
For example, 128-bit shuffle mask 0x000102030405060708090A0B0C0D0E0F
exists in at least half a dozen places.
There is a way to let linker merge them and use just one copy.
The rules are as follows: mergeable objects of different sizes
should not share sections. You can't put them all in one .rodata
section, they will lose "mergeability".
GCC puts its mergeable constants in ".rodata.cstSIZE" sections,
or ".rodata.cstSIZE.<object_name>" if -fdata-sections is used.
This patch does the same:
.section .rodata.cst16.SHUF_MASK, "aM", @progbits, 16
It is important that all data in such section consists of
16-byte elements, not larger ones, and there are no implicit
use of one element from another.
When this is not the case, use non-mergeable section:
.section .rodata[.VAR_NAME], "a", @progbits
This reduces .data by ~15 kbytes:
text data bss dec hex filename
11097415 2705840 2630712 16433967 fac32f vmlinux-prev.o
11112095 2690672 2630712 16433479 fac147 vmlinux.o
Merged objects are visible in System.map:
ffffffff81a28810 r POLY
ffffffff81a28810 r POLY
ffffffff81a28820 r TWOONE
ffffffff81a28820 r TWOONE
ffffffff81a28830 r PSHUFFLE_BYTE_FLIP_MASK <- merged regardless of
ffffffff81a28830 r SHUF_MASK <------------- the name difference
ffffffff81a28830 r SHUF_MASK
ffffffff81a28830 r SHUF_MASK
..
ffffffff81a28d00 r K512 <- merged three identical 640-byte tables
ffffffff81a28d00 r K512
ffffffff81a28d00 r K512
Use of object names in section name suffixes is not strictly necessary,
but might help if someday link stage will use garbage collection
to eliminate unused sections (ld --gc-sections).
Signed-off-by: Denys Vlasenko <dvlasenk@redhat.com>
CC: Herbert Xu <herbert@gondor.apana.org.au>
CC: Josh Poimboeuf <jpoimboe@redhat.com>
CC: Xiaodong Liu <xiaodong.liu@intel.com>
CC: Megha Dey <megha.dey@intel.com>
CC: linux-crypto@vger.kernel.org
CC: x86@kernel.org
CC: linux-kernel@vger.kernel.org
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-01-19 14:33:04 -07:00
|
|
|
.section .rodata.cst4.first_mask, "aM", @progbits, 4
|
|
|
|
|
.align 4
|
2012-08-28 04:24:49 -07:00
|
|
|
.Lfirst_mask:
|
|
|
|
|
.byte 0x1f, 0, 0, 0
|
|
|
|
|
|
|
|
|
|
.text
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2019-10-11 04:50:46 -07:00
|
|
|
SYM_FUNC_START_LOCAL(__cast5_enc_blk16)
|
2012-07-11 10:37:37 -07:00
|
|
|
/* input:
|
2017-09-18 12:42:02 -07:00
|
|
|
* %rdi: ctx
|
2012-10-20 05:06:56 -07:00
|
|
|
* RL1: blocks 1 and 2
|
|
|
|
|
* RR1: blocks 3 and 4
|
|
|
|
|
* RL2: blocks 5 and 6
|
|
|
|
|
* RR2: blocks 7 and 8
|
|
|
|
|
* RL3: blocks 9 and 10
|
|
|
|
|
* RR3: blocks 11 and 12
|
|
|
|
|
* RL4: blocks 13 and 14
|
|
|
|
|
* RR4: blocks 15 and 16
|
|
|
|
|
* output:
|
|
|
|
|
* RL1: encrypted blocks 1 and 2
|
|
|
|
|
* RR1: encrypted blocks 3 and 4
|
|
|
|
|
* RL2: encrypted blocks 5 and 6
|
|
|
|
|
* RR2: encrypted blocks 7 and 8
|
|
|
|
|
* RL3: encrypted blocks 9 and 10
|
|
|
|
|
* RR3: encrypted blocks 11 and 12
|
|
|
|
|
* RL4: encrypted blocks 13 and 14
|
|
|
|
|
* RR4: encrypted blocks 15 and 16
|
2012-07-11 10:37:37 -07:00
|
|
|
*/
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
pushq %r15;
|
2012-07-11 10:37:37 -07:00
|
|
|
pushq %rbx;
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
movq %rdi, CTX;
|
|
|
|
|
|
2023-04-12 04:00:27 -07:00
|
|
|
vmovdqa .Lbswap_mask(%rip), RKM;
|
|
|
|
|
vmovd .Lfirst_mask(%rip), R1ST;
|
|
|
|
|
vmovd .L32_mask(%rip), R32;
|
2012-08-28 04:24:49 -07:00
|
|
|
enc_preload_rkr();
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-10-20 05:06:56 -07:00
|
|
|
inpack_blocks(RL1, RR1, RTMP, RX, RKM);
|
|
|
|
|
inpack_blocks(RL2, RR2, RTMP, RX, RKM);
|
|
|
|
|
inpack_blocks(RL3, RR3, RTMP, RX, RKM);
|
|
|
|
|
inpack_blocks(RL4, RR4, RTMP, RX, RKM);
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
round(RL, RR, 0, 1);
|
|
|
|
|
round(RR, RL, 1, 2);
|
|
|
|
|
round(RL, RR, 2, 3);
|
|
|
|
|
round(RR, RL, 3, 1);
|
|
|
|
|
round(RL, RR, 4, 2);
|
|
|
|
|
round(RR, RL, 5, 3);
|
|
|
|
|
round(RL, RR, 6, 1);
|
|
|
|
|
round(RR, RL, 7, 2);
|
|
|
|
|
round(RL, RR, 8, 3);
|
|
|
|
|
round(RR, RL, 9, 1);
|
|
|
|
|
round(RL, RR, 10, 2);
|
|
|
|
|
round(RR, RL, 11, 3);
|
|
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
movzbl rr(CTX), %eax;
|
|
|
|
|
testl %eax, %eax;
|
2013-01-19 04:39:11 -07:00
|
|
|
jnz .L__skip_enc;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
round(RL, RR, 12, 1);
|
|
|
|
|
round(RR, RL, 13, 2);
|
|
|
|
|
round(RL, RR, 14, 3);
|
|
|
|
|
round(RR, RL, 15, 1);
|
|
|
|
|
|
2013-01-19 04:39:11 -07:00
|
|
|
.L__skip_enc:
|
2012-07-11 10:37:37 -07:00
|
|
|
popq %rbx;
|
2017-09-18 12:42:02 -07:00
|
|
|
popq %r15;
|
2012-08-28 04:24:49 -07:00
|
|
|
|
2023-04-12 04:00:27 -07:00
|
|
|
vmovdqa .Lbswap_mask(%rip), RKM;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-10-20 05:06:56 -07:00
|
|
|
outunpack_blocks(RR1, RL1, RTMP, RX, RKM);
|
|
|
|
|
outunpack_blocks(RR2, RL2, RTMP, RX, RKM);
|
|
|
|
|
outunpack_blocks(RR3, RL3, RTMP, RX, RKM);
|
|
|
|
|
outunpack_blocks(RR4, RL4, RTMP, RX, RKM);
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2021-12-04 06:43:40 -07:00
|
|
|
RET;
|
2019-10-11 04:50:46 -07:00
|
|
|
SYM_FUNC_END(__cast5_enc_blk16)
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2019-10-11 04:50:46 -07:00
|
|
|
SYM_FUNC_START_LOCAL(__cast5_dec_blk16)
|
2012-07-11 10:37:37 -07:00
|
|
|
/* input:
|
2017-09-18 12:42:02 -07:00
|
|
|
* %rdi: ctx
|
2012-10-20 05:06:56 -07:00
|
|
|
* RL1: encrypted blocks 1 and 2
|
|
|
|
|
* RR1: encrypted blocks 3 and 4
|
|
|
|
|
* RL2: encrypted blocks 5 and 6
|
|
|
|
|
* RR2: encrypted blocks 7 and 8
|
|
|
|
|
* RL3: encrypted blocks 9 and 10
|
|
|
|
|
* RR3: encrypted blocks 11 and 12
|
|
|
|
|
* RL4: encrypted blocks 13 and 14
|
|
|
|
|
* RR4: encrypted blocks 15 and 16
|
|
|
|
|
* output:
|
|
|
|
|
* RL1: decrypted blocks 1 and 2
|
|
|
|
|
* RR1: decrypted blocks 3 and 4
|
|
|
|
|
* RL2: decrypted blocks 5 and 6
|
|
|
|
|
* RR2: decrypted blocks 7 and 8
|
|
|
|
|
* RL3: decrypted blocks 9 and 10
|
|
|
|
|
* RR3: decrypted blocks 11 and 12
|
|
|
|
|
* RL4: decrypted blocks 13 and 14
|
|
|
|
|
* RR4: decrypted blocks 15 and 16
|
2012-07-11 10:37:37 -07:00
|
|
|
*/
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
pushq %r15;
|
2012-07-11 10:37:37 -07:00
|
|
|
pushq %rbx;
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
movq %rdi, CTX;
|
|
|
|
|
|
2023-04-12 04:00:27 -07:00
|
|
|
vmovdqa .Lbswap_mask(%rip), RKM;
|
|
|
|
|
vmovd .Lfirst_mask(%rip), R1ST;
|
|
|
|
|
vmovd .L32_mask(%rip), R32;
|
2012-08-28 04:24:49 -07:00
|
|
|
dec_preload_rkr();
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-10-20 05:06:56 -07:00
|
|
|
inpack_blocks(RL1, RR1, RTMP, RX, RKM);
|
|
|
|
|
inpack_blocks(RL2, RR2, RTMP, RX, RKM);
|
|
|
|
|
inpack_blocks(RL3, RR3, RTMP, RX, RKM);
|
|
|
|
|
inpack_blocks(RL4, RR4, RTMP, RX, RKM);
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-08-28 04:24:49 -07:00
|
|
|
movzbl rr(CTX), %eax;
|
|
|
|
|
testl %eax, %eax;
|
2013-01-19 04:39:11 -07:00
|
|
|
jnz .L__skip_dec;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
|
|
|
|
round(RL, RR, 15, 1);
|
|
|
|
|
round(RR, RL, 14, 3);
|
|
|
|
|
round(RL, RR, 13, 2);
|
|
|
|
|
round(RR, RL, 12, 1);
|
|
|
|
|
|
2013-01-19 04:39:11 -07:00
|
|
|
.L__dec_tail:
|
2012-07-11 10:37:37 -07:00
|
|
|
round(RL, RR, 11, 3);
|
|
|
|
|
round(RR, RL, 10, 2);
|
|
|
|
|
round(RL, RR, 9, 1);
|
|
|
|
|
round(RR, RL, 8, 3);
|
|
|
|
|
round(RL, RR, 7, 2);
|
|
|
|
|
round(RR, RL, 6, 1);
|
|
|
|
|
round(RL, RR, 5, 3);
|
|
|
|
|
round(RR, RL, 4, 2);
|
|
|
|
|
round(RL, RR, 3, 1);
|
|
|
|
|
round(RR, RL, 2, 3);
|
|
|
|
|
round(RL, RR, 1, 2);
|
|
|
|
|
round(RR, RL, 0, 1);
|
|
|
|
|
|
2023-04-12 04:00:27 -07:00
|
|
|
vmovdqa .Lbswap_mask(%rip), RKM;
|
2012-07-11 10:37:37 -07:00
|
|
|
popq %rbx;
|
2017-09-18 12:42:02 -07:00
|
|
|
popq %r15;
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2012-10-20 05:06:56 -07:00
|
|
|
outunpack_blocks(RR1, RL1, RTMP, RX, RKM);
|
|
|
|
|
outunpack_blocks(RR2, RL2, RTMP, RX, RKM);
|
|
|
|
|
outunpack_blocks(RR3, RL3, RTMP, RX, RKM);
|
|
|
|
|
outunpack_blocks(RR4, RL4, RTMP, RX, RKM);
|
2012-07-11 10:37:37 -07:00
|
|
|
|
2021-12-04 06:43:40 -07:00
|
|
|
RET;
|
2012-08-28 04:24:49 -07:00
|
|
|
|
2013-01-19 04:39:11 -07:00
|
|
|
.L__skip_dec:
|
2012-08-28 04:24:49 -07:00
|
|
|
vpsrldq $4, RKR, RKR;
|
2013-01-19 04:39:11 -07:00
|
|
|
jmp .L__dec_tail;
|
2019-10-11 04:50:46 -07:00
|
|
|
SYM_FUNC_END(__cast5_dec_blk16)
|
2012-10-20 05:06:56 -07:00
|
|
|
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_START(cast5_ecb_enc_16way)
|
2012-10-20 05:06:56 -07:00
|
|
|
/* input:
|
2017-09-18 12:42:02 -07:00
|
|
|
* %rdi: ctx
|
2012-10-20 05:06:56 -07:00
|
|
|
* %rsi: dst
|
|
|
|
|
* %rdx: src
|
|
|
|
|
*/
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_BEGIN
|
2017-09-18 12:42:02 -07:00
|
|
|
pushq %r15;
|
2012-10-20 05:06:56 -07:00
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
movq %rdi, CTX;
|
2012-10-20 05:06:56 -07:00
|
|
|
movq %rsi, %r11;
|
|
|
|
|
|
|
|
|
|
vmovdqu (0*4*4)(%rdx), RL1;
|
|
|
|
|
vmovdqu (1*4*4)(%rdx), RR1;
|
|
|
|
|
vmovdqu (2*4*4)(%rdx), RL2;
|
|
|
|
|
vmovdqu (3*4*4)(%rdx), RR2;
|
|
|
|
|
vmovdqu (4*4*4)(%rdx), RL3;
|
|
|
|
|
vmovdqu (5*4*4)(%rdx), RR3;
|
|
|
|
|
vmovdqu (6*4*4)(%rdx), RL4;
|
|
|
|
|
vmovdqu (7*4*4)(%rdx), RR4;
|
|
|
|
|
|
|
|
|
|
call __cast5_enc_blk16;
|
|
|
|
|
|
|
|
|
|
vmovdqu RR1, (0*4*4)(%r11);
|
|
|
|
|
vmovdqu RL1, (1*4*4)(%r11);
|
|
|
|
|
vmovdqu RR2, (2*4*4)(%r11);
|
|
|
|
|
vmovdqu RL2, (3*4*4)(%r11);
|
|
|
|
|
vmovdqu RR3, (4*4*4)(%r11);
|
|
|
|
|
vmovdqu RL3, (5*4*4)(%r11);
|
|
|
|
|
vmovdqu RR4, (6*4*4)(%r11);
|
|
|
|
|
vmovdqu RL4, (7*4*4)(%r11);
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
popq %r15;
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_END
|
2021-12-04 06:43:40 -07:00
|
|
|
RET;
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_END(cast5_ecb_enc_16way)
|
2012-10-20 05:06:56 -07:00
|
|
|
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_START(cast5_ecb_dec_16way)
|
2012-10-20 05:06:56 -07:00
|
|
|
/* input:
|
2017-09-18 12:42:02 -07:00
|
|
|
* %rdi: ctx
|
2012-10-20 05:06:56 -07:00
|
|
|
* %rsi: dst
|
|
|
|
|
* %rdx: src
|
|
|
|
|
*/
|
|
|
|
|
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_BEGIN
|
2017-09-18 12:42:02 -07:00
|
|
|
pushq %r15;
|
|
|
|
|
|
|
|
|
|
movq %rdi, CTX;
|
2012-10-20 05:06:56 -07:00
|
|
|
movq %rsi, %r11;
|
|
|
|
|
|
|
|
|
|
vmovdqu (0*4*4)(%rdx), RL1;
|
|
|
|
|
vmovdqu (1*4*4)(%rdx), RR1;
|
|
|
|
|
vmovdqu (2*4*4)(%rdx), RL2;
|
|
|
|
|
vmovdqu (3*4*4)(%rdx), RR2;
|
|
|
|
|
vmovdqu (4*4*4)(%rdx), RL3;
|
|
|
|
|
vmovdqu (5*4*4)(%rdx), RR3;
|
|
|
|
|
vmovdqu (6*4*4)(%rdx), RL4;
|
|
|
|
|
vmovdqu (7*4*4)(%rdx), RR4;
|
|
|
|
|
|
|
|
|
|
call __cast5_dec_blk16;
|
|
|
|
|
|
|
|
|
|
vmovdqu RR1, (0*4*4)(%r11);
|
|
|
|
|
vmovdqu RL1, (1*4*4)(%r11);
|
|
|
|
|
vmovdqu RR2, (2*4*4)(%r11);
|
|
|
|
|
vmovdqu RL2, (3*4*4)(%r11);
|
|
|
|
|
vmovdqu RR3, (4*4*4)(%r11);
|
|
|
|
|
vmovdqu RL3, (5*4*4)(%r11);
|
|
|
|
|
vmovdqu RR4, (6*4*4)(%r11);
|
|
|
|
|
vmovdqu RL4, (7*4*4)(%r11);
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
popq %r15;
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_END
|
2021-12-04 06:43:40 -07:00
|
|
|
RET;
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_END(cast5_ecb_dec_16way)
|
2012-10-20 05:06:56 -07:00
|
|
|
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_START(cast5_cbc_dec_16way)
|
2012-10-20 05:06:56 -07:00
|
|
|
/* input:
|
2017-09-18 12:42:02 -07:00
|
|
|
* %rdi: ctx
|
2012-10-20 05:06:56 -07:00
|
|
|
* %rsi: dst
|
|
|
|
|
* %rdx: src
|
|
|
|
|
*/
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_BEGIN
|
2012-10-20 05:06:56 -07:00
|
|
|
pushq %r12;
|
2017-09-18 12:42:02 -07:00
|
|
|
pushq %r15;
|
2012-10-20 05:06:56 -07:00
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
movq %rdi, CTX;
|
2012-10-20 05:06:56 -07:00
|
|
|
movq %rsi, %r11;
|
|
|
|
|
movq %rdx, %r12;
|
|
|
|
|
|
|
|
|
|
vmovdqu (0*16)(%rdx), RL1;
|
|
|
|
|
vmovdqu (1*16)(%rdx), RR1;
|
|
|
|
|
vmovdqu (2*16)(%rdx), RL2;
|
|
|
|
|
vmovdqu (3*16)(%rdx), RR2;
|
|
|
|
|
vmovdqu (4*16)(%rdx), RL3;
|
|
|
|
|
vmovdqu (5*16)(%rdx), RR3;
|
|
|
|
|
vmovdqu (6*16)(%rdx), RL4;
|
|
|
|
|
vmovdqu (7*16)(%rdx), RR4;
|
|
|
|
|
|
|
|
|
|
call __cast5_dec_blk16;
|
|
|
|
|
|
|
|
|
|
/* xor with src */
|
|
|
|
|
vmovq (%r12), RX;
|
|
|
|
|
vpshufd $0x4f, RX, RX;
|
|
|
|
|
vpxor RX, RR1, RR1;
|
|
|
|
|
vpxor 0*16+8(%r12), RL1, RL1;
|
|
|
|
|
vpxor 1*16+8(%r12), RR2, RR2;
|
|
|
|
|
vpxor 2*16+8(%r12), RL2, RL2;
|
|
|
|
|
vpxor 3*16+8(%r12), RR3, RR3;
|
|
|
|
|
vpxor 4*16+8(%r12), RL3, RL3;
|
|
|
|
|
vpxor 5*16+8(%r12), RR4, RR4;
|
|
|
|
|
vpxor 6*16+8(%r12), RL4, RL4;
|
|
|
|
|
|
|
|
|
|
vmovdqu RR1, (0*16)(%r11);
|
|
|
|
|
vmovdqu RL1, (1*16)(%r11);
|
|
|
|
|
vmovdqu RR2, (2*16)(%r11);
|
|
|
|
|
vmovdqu RL2, (3*16)(%r11);
|
|
|
|
|
vmovdqu RR3, (4*16)(%r11);
|
|
|
|
|
vmovdqu RL3, (5*16)(%r11);
|
|
|
|
|
vmovdqu RR4, (6*16)(%r11);
|
|
|
|
|
vmovdqu RL4, (7*16)(%r11);
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
popq %r15;
|
2012-10-20 05:06:56 -07:00
|
|
|
popq %r12;
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_END
|
2021-12-04 06:43:40 -07:00
|
|
|
RET;
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_END(cast5_cbc_dec_16way)
|
2012-10-20 05:06:56 -07:00
|
|
|
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_START(cast5_ctr_16way)
|
2012-10-20 05:06:56 -07:00
|
|
|
/* input:
|
2017-09-18 12:42:02 -07:00
|
|
|
* %rdi: ctx
|
2012-10-20 05:06:56 -07:00
|
|
|
* %rsi: dst
|
|
|
|
|
* %rdx: src
|
|
|
|
|
* %rcx: iv (big endian, 64bit)
|
|
|
|
|
*/
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_BEGIN
|
2012-10-20 05:06:56 -07:00
|
|
|
pushq %r12;
|
2017-09-18 12:42:02 -07:00
|
|
|
pushq %r15;
|
2012-10-20 05:06:56 -07:00
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
movq %rdi, CTX;
|
2012-10-20 05:06:56 -07:00
|
|
|
movq %rsi, %r11;
|
|
|
|
|
movq %rdx, %r12;
|
|
|
|
|
|
|
|
|
|
vpcmpeqd RTMP, RTMP, RTMP;
|
|
|
|
|
vpsrldq $8, RTMP, RTMP; /* low: -1, high: 0 */
|
|
|
|
|
|
|
|
|
|
vpcmpeqd RKR, RKR, RKR;
|
|
|
|
|
vpaddq RKR, RKR, RKR; /* low: -2, high: -2 */
|
2023-04-12 04:00:27 -07:00
|
|
|
vmovdqa .Lbswap_iv_mask(%rip), R1ST;
|
|
|
|
|
vmovdqa .Lbswap128_mask(%rip), RKM;
|
2012-10-20 05:06:56 -07:00
|
|
|
|
|
|
|
|
/* load IV and byteswap */
|
|
|
|
|
vmovq (%rcx), RX;
|
|
|
|
|
vpshufb R1ST, RX, RX;
|
|
|
|
|
|
|
|
|
|
/* construct IVs */
|
|
|
|
|
vpsubq RTMP, RX, RX; /* le: IV1, IV0 */
|
|
|
|
|
vpshufb RKM, RX, RL1; /* be: IV0, IV1 */
|
|
|
|
|
vpsubq RKR, RX, RX;
|
|
|
|
|
vpshufb RKM, RX, RR1; /* be: IV2, IV3 */
|
|
|
|
|
vpsubq RKR, RX, RX;
|
|
|
|
|
vpshufb RKM, RX, RL2; /* be: IV4, IV5 */
|
|
|
|
|
vpsubq RKR, RX, RX;
|
|
|
|
|
vpshufb RKM, RX, RR2; /* be: IV6, IV7 */
|
|
|
|
|
vpsubq RKR, RX, RX;
|
|
|
|
|
vpshufb RKM, RX, RL3; /* be: IV8, IV9 */
|
|
|
|
|
vpsubq RKR, RX, RX;
|
|
|
|
|
vpshufb RKM, RX, RR3; /* be: IV10, IV11 */
|
|
|
|
|
vpsubq RKR, RX, RX;
|
|
|
|
|
vpshufb RKM, RX, RL4; /* be: IV12, IV13 */
|
|
|
|
|
vpsubq RKR, RX, RX;
|
|
|
|
|
vpshufb RKM, RX, RR4; /* be: IV14, IV15 */
|
|
|
|
|
|
|
|
|
|
/* store last IV */
|
|
|
|
|
vpsubq RTMP, RX, RX; /* le: IV16, IV14 */
|
|
|
|
|
vpshufb R1ST, RX, RX; /* be: IV16, IV16 */
|
|
|
|
|
vmovq RX, (%rcx);
|
|
|
|
|
|
|
|
|
|
call __cast5_enc_blk16;
|
|
|
|
|
|
|
|
|
|
/* dst = src ^ iv */
|
|
|
|
|
vpxor (0*16)(%r12), RR1, RR1;
|
|
|
|
|
vpxor (1*16)(%r12), RL1, RL1;
|
|
|
|
|
vpxor (2*16)(%r12), RR2, RR2;
|
|
|
|
|
vpxor (3*16)(%r12), RL2, RL2;
|
|
|
|
|
vpxor (4*16)(%r12), RR3, RR3;
|
|
|
|
|
vpxor (5*16)(%r12), RL3, RL3;
|
|
|
|
|
vpxor (6*16)(%r12), RR4, RR4;
|
|
|
|
|
vpxor (7*16)(%r12), RL4, RL4;
|
|
|
|
|
vmovdqu RR1, (0*16)(%r11);
|
|
|
|
|
vmovdqu RL1, (1*16)(%r11);
|
|
|
|
|
vmovdqu RR2, (2*16)(%r11);
|
|
|
|
|
vmovdqu RL2, (3*16)(%r11);
|
|
|
|
|
vmovdqu RR3, (4*16)(%r11);
|
|
|
|
|
vmovdqu RL3, (5*16)(%r11);
|
|
|
|
|
vmovdqu RR4, (6*16)(%r11);
|
|
|
|
|
vmovdqu RL4, (7*16)(%r11);
|
|
|
|
|
|
2017-09-18 12:42:02 -07:00
|
|
|
popq %r15;
|
2012-10-20 05:06:56 -07:00
|
|
|
popq %r12;
|
2016-01-21 15:49:19 -07:00
|
|
|
FRAME_END
|
2021-12-04 06:43:40 -07:00
|
|
|
RET;
|
2019-10-11 04:51:04 -07:00
|
|
|
SYM_FUNC_END(cast5_ctr_16way)
|