2024-02-20 04:50:33 -07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
|
|
|
//
|
2024-05-03 07:03:56 -07:00
|
|
|
// Copyright(c) 2021-2024 Intel Corporation
|
2024-02-20 04:50:33 -07:00
|
|
|
//
|
|
|
|
// Authors: Cezary Rojewski <cezary.rojewski@intel.com>
|
|
|
|
// Amadeusz Slawinski <amadeuszx.slawinski@linux.intel.com>
|
|
|
|
//
|
|
|
|
|
|
|
|
#include "avs.h"
|
|
|
|
|
|
|
|
static int avs_tgl_dsp_core_power(struct avs_dev *adev, u32 core_mask, bool power)
|
|
|
|
{
|
|
|
|
core_mask &= AVS_MAIN_CORE_MASK;
|
|
|
|
|
|
|
|
if (!core_mask)
|
|
|
|
return 0;
|
|
|
|
return avs_dsp_core_power(adev, core_mask, power);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int avs_tgl_dsp_core_reset(struct avs_dev *adev, u32 core_mask, bool reset)
|
|
|
|
{
|
|
|
|
core_mask &= AVS_MAIN_CORE_MASK;
|
|
|
|
|
|
|
|
if (!core_mask)
|
|
|
|
return 0;
|
|
|
|
return avs_dsp_core_reset(adev, core_mask, reset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int avs_tgl_dsp_core_stall(struct avs_dev *adev, u32 core_mask, bool stall)
|
|
|
|
{
|
|
|
|
core_mask &= AVS_MAIN_CORE_MASK;
|
|
|
|
|
|
|
|
if (!core_mask)
|
|
|
|
return 0;
|
|
|
|
return avs_dsp_core_stall(adev, core_mask, stall);
|
|
|
|
}
|
|
|
|
|
|
|
|
const struct avs_dsp_ops avs_tgl_dsp_ops = {
|
|
|
|
.power = avs_tgl_dsp_core_power,
|
|
|
|
.reset = avs_tgl_dsp_core_reset,
|
|
|
|
.stall = avs_tgl_dsp_core_stall,
|
2024-04-19 01:48:56 -07:00
|
|
|
.dsp_interrupt = avs_cnl_dsp_interrupt,
|
2024-02-20 04:50:33 -07:00
|
|
|
.int_control = avs_dsp_interrupt_control,
|
2024-02-20 04:50:34 -07:00
|
|
|
.load_basefw = avs_icl_load_basefw,
|
2024-02-20 04:50:33 -07:00
|
|
|
.load_lib = avs_hda_load_library,
|
|
|
|
.transfer_mods = avs_hda_transfer_modules,
|
|
|
|
.log_buffer_offset = avs_icl_log_buffer_offset,
|
|
|
|
.log_buffer_status = avs_apl_log_buffer_status,
|
|
|
|
.coredump = avs_apl_coredump,
|
|
|
|
.d0ix_toggle = avs_icl_d0ix_toggle,
|
|
|
|
.set_d0ix = avs_icl_set_d0ix,
|
|
|
|
AVS_SET_ENABLE_LOGS_OP(icl)
|
|
|
|
};
|