2017-07-16 13:51:53 -07:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
/* Copyright(c) 2016 - 2018 Intel Corporation. All rights reserved. */
|
2016-05-18 09:15:08 -07:00
|
|
|
#include <linux/memremap.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pfn_t.h>
|
2021-11-15 14:20:57 -07:00
|
|
|
#include "../nvdimm/pfn.h"
|
|
|
|
#include "../nvdimm/nd.h"
|
|
|
|
#include "bus.h"
|
2016-05-18 09:15:08 -07:00
|
|
|
|
2021-11-15 14:20:57 -07:00
|
|
|
static struct dev_dax *__dax_pmem_probe(struct device *dev)
|
2016-05-18 09:15:08 -07:00
|
|
|
{
|
2020-10-13 16:50:29 -07:00
|
|
|
struct range range;
|
2017-07-18 17:49:14 -07:00
|
|
|
int rc, id, region_id;
|
2018-10-29 15:52:42 -07:00
|
|
|
resource_size_t offset;
|
2016-05-18 09:15:08 -07:00
|
|
|
struct nd_pfn_sb *pfn_sb;
|
2020-10-13 16:49:38 -07:00
|
|
|
struct dev_dax_data data;
|
2016-05-18 09:15:08 -07:00
|
|
|
struct nd_namespace_io *nsio;
|
|
|
|
struct dax_region *dax_region;
|
2019-06-26 05:27:08 -07:00
|
|
|
struct dev_pagemap pgmap = { };
|
2016-05-18 09:15:08 -07:00
|
|
|
struct nd_namespace_common *ndns;
|
|
|
|
struct nd_dax *nd_dax = to_nd_dax(dev);
|
|
|
|
struct nd_pfn *nd_pfn = &nd_dax->nd_pfn;
|
2018-11-09 13:43:07 -07:00
|
|
|
struct nd_region *nd_region = to_nd_region(dev->parent);
|
2016-05-18 09:15:08 -07:00
|
|
|
|
|
|
|
ndns = nvdimm_namespace_common_probe(dev);
|
|
|
|
if (IS_ERR(ndns))
|
2017-07-16 13:51:53 -07:00
|
|
|
return ERR_CAST(ndns);
|
2016-05-18 09:15:08 -07:00
|
|
|
|
|
|
|
/* parse the 'pfn' info block via ->rw_bytes */
|
2019-10-31 03:57:41 -07:00
|
|
|
rc = devm_namespace_enable(dev, ndns, nd_info_block_reserve());
|
2016-10-28 14:34:51 -07:00
|
|
|
if (rc)
|
2017-07-16 13:51:53 -07:00
|
|
|
return ERR_PTR(rc);
|
2018-10-29 15:52:42 -07:00
|
|
|
rc = nvdimm_setup_pfn(nd_pfn, &pgmap);
|
2017-12-29 00:54:05 -07:00
|
|
|
if (rc)
|
2017-07-16 13:51:53 -07:00
|
|
|
return ERR_PTR(rc);
|
2019-10-31 03:57:41 -07:00
|
|
|
devm_namespace_disable(dev, ndns);
|
2016-05-18 09:15:08 -07:00
|
|
|
|
2018-10-29 15:52:42 -07:00
|
|
|
/* reserve the metadata area, device-dax will reserve the data */
|
2019-03-18 15:53:37 -07:00
|
|
|
pfn_sb = nd_pfn->pfn_sb;
|
2018-10-29 15:52:42 -07:00
|
|
|
offset = le64_to_cpu(pfn_sb->dataoff);
|
2019-10-31 03:57:41 -07:00
|
|
|
nsio = to_nd_namespace_io(&ndns->dev);
|
2018-10-29 15:52:42 -07:00
|
|
|
if (!devm_request_mem_region(dev, nsio->res.start, offset,
|
libnvdimm: use consistent naming for request_mem_region()
Here is an example /proc/iomem listing for a system with 2 namespaces,
one in "sector" mode and one in "memory" mode:
1fc000000-2fbffffff : Persistent Memory (legacy)
1fc000000-2fbffffff : namespace1.0
340000000-34fffffff : Persistent Memory
340000000-34fffffff : btt0.1
Here is the corresponding ndctl listing:
# ndctl list
[
{
"dev":"namespace1.0",
"mode":"memory",
"size":4294967296,
"blockdev":"pmem1"
},
{
"dev":"namespace0.0",
"mode":"sector",
"size":267091968,
"uuid":"f7594f86-badb-4592-875f-ded577da2eaf",
"sector_size":4096,
"blockdev":"pmem0s"
}
]
Notice that the ndctl listing is purely in terms of namespace devices,
while the iomem listing leaks the internal "btt0.1" implementation
detail. Given that ndctl requires the namespace device name to change
the mode, for example:
# ndctl create-namespace --reconfig=namespace0.0 --mode=raw --force
...use the namespace name in the iomem listing to keep the claiming
device name consistent across different mode settings.
Cc: Vishal Verma <vishal.l.verma@intel.com>
Signed-off-by: Dan Williams <dan.j.williams@intel.com>
2016-11-28 12:15:18 -07:00
|
|
|
dev_name(&ndns->dev))) {
|
2019-03-18 15:53:37 -07:00
|
|
|
dev_warn(dev, "could not reserve metadata\n");
|
2017-07-16 13:51:53 -07:00
|
|
|
return ERR_PTR(-EBUSY);
|
2019-03-18 15:53:37 -07:00
|
|
|
}
|
2016-08-25 15:17:14 -07:00
|
|
|
|
2017-07-18 17:49:14 -07:00
|
|
|
rc = sscanf(dev_name(&ndns->dev), "namespace%d.%d", ®ion_id, &id);
|
|
|
|
if (rc != 2)
|
2017-07-16 13:51:53 -07:00
|
|
|
return ERR_PTR(-EINVAL);
|
2017-07-18 17:49:14 -07:00
|
|
|
|
2020-10-13 16:50:29 -07:00
|
|
|
/* adjust the dax_region range to the start of data */
|
|
|
|
range = pgmap.range;
|
2020-12-14 06:45:06 -07:00
|
|
|
range.start += offset;
|
2020-10-13 16:50:29 -07:00
|
|
|
dax_region = alloc_dax_region(dev, region_id, &range,
|
2020-10-13 16:50:03 -07:00
|
|
|
nd_region->target_node, le32_to_cpu(pfn_sb->align),
|
|
|
|
IORESOURCE_DAX_STATIC);
|
2016-05-18 09:15:08 -07:00
|
|
|
if (!dax_region)
|
2017-07-16 13:51:53 -07:00
|
|
|
return ERR_PTR(-ENOMEM);
|
2016-05-18 09:15:08 -07:00
|
|
|
|
2020-10-13 16:49:38 -07:00
|
|
|
data = (struct dev_dax_data) {
|
|
|
|
.dax_region = dax_region,
|
|
|
|
.id = id,
|
|
|
|
.pgmap = &pgmap,
|
2020-10-13 16:50:29 -07:00
|
|
|
.size = range_len(&range),
|
2023-11-07 00:22:43 -07:00
|
|
|
.memmap_on_memory = false,
|
2020-10-13 16:49:38 -07:00
|
|
|
};
|
2016-05-18 09:15:08 -07:00
|
|
|
|
2023-06-02 23:14:11 -07:00
|
|
|
return devm_create_dev_dax(&data);
|
2016-05-18 09:15:08 -07:00
|
|
|
}
|
2021-11-15 14:20:57 -07:00
|
|
|
|
|
|
|
static int dax_pmem_probe(struct device *dev)
|
|
|
|
{
|
|
|
|
return PTR_ERR_OR_ZERO(__dax_pmem_probe(dev));
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct nd_device_driver dax_pmem_driver = {
|
|
|
|
.probe = dax_pmem_probe,
|
|
|
|
.drv = {
|
|
|
|
.name = "dax_pmem",
|
|
|
|
},
|
|
|
|
.type = ND_DRIVER_DAX_PMEM,
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init dax_pmem_init(void)
|
|
|
|
{
|
|
|
|
return nd_driver_register(&dax_pmem_driver);
|
|
|
|
}
|
|
|
|
module_init(dax_pmem_init);
|
|
|
|
|
|
|
|
static void __exit dax_pmem_exit(void)
|
|
|
|
{
|
|
|
|
driver_unregister(&dax_pmem_driver.drv);
|
|
|
|
}
|
|
|
|
module_exit(dax_pmem_exit);
|
2016-05-18 09:15:08 -07:00
|
|
|
|
2024-06-05 10:49:24 -07:00
|
|
|
MODULE_DESCRIPTION("PMEM DAX: direct access to persistent memory");
|
2016-05-18 09:15:08 -07:00
|
|
|
MODULE_LICENSE("GPL v2");
|
|
|
|
MODULE_AUTHOR("Intel Corporation");
|
2021-11-15 14:20:57 -07:00
|
|
|
MODULE_ALIAS_ND_DEVICE(ND_DEVICE_DAX_PMEM);
|