2014-11-06 00:19:53 -07:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2011 Tobias Klauser <tklauser@distanz.ch>
|
|
|
|
* Copyright (C) 2009 Wind River Systems Inc
|
|
|
|
* Implemented by fredrik.markstrom@gmail.com and ivarholmqvist@gmail.com
|
|
|
|
*
|
|
|
|
* Based on DMA code from MIPS.
|
|
|
|
*
|
|
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
|
|
* for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/string.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/cache.h>
|
|
|
|
#include <asm/cacheflush.h>
|
|
|
|
|
2019-11-07 10:03:11 -07:00
|
|
|
void arch_sync_dma_for_device(phys_addr_t paddr, size_t size,
|
|
|
|
enum dma_data_direction dir)
|
2016-01-20 16:01:41 -07:00
|
|
|
{
|
2018-04-16 10:27:22 -07:00
|
|
|
void *vaddr = phys_to_virt(paddr);
|
|
|
|
|
|
|
|
switch (dir) {
|
2016-01-20 16:01:41 -07:00
|
|
|
case DMA_FROM_DEVICE:
|
|
|
|
invalidate_dcache_range((unsigned long)vaddr,
|
|
|
|
(unsigned long)(vaddr + size));
|
|
|
|
break;
|
|
|
|
case DMA_TO_DEVICE:
|
|
|
|
/*
|
|
|
|
* We just need to flush the caches here , but Nios2 flush
|
|
|
|
* instruction will do both writeback and invalidate.
|
|
|
|
*/
|
|
|
|
case DMA_BIDIRECTIONAL: /* flush and invalidate */
|
|
|
|
flush_dcache_range((unsigned long)vaddr,
|
|
|
|
(unsigned long)(vaddr + size));
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
}
|
2014-11-06 00:19:53 -07:00
|
|
|
|
2019-11-07 10:03:11 -07:00
|
|
|
void arch_sync_dma_for_cpu(phys_addr_t paddr, size_t size,
|
|
|
|
enum dma_data_direction dir)
|
2016-01-20 16:01:41 -07:00
|
|
|
{
|
2018-04-16 10:27:22 -07:00
|
|
|
void *vaddr = phys_to_virt(paddr);
|
|
|
|
|
|
|
|
switch (dir) {
|
2016-01-20 16:01:41 -07:00
|
|
|
case DMA_BIDIRECTIONAL:
|
|
|
|
case DMA_FROM_DEVICE:
|
|
|
|
invalidate_dcache_range((unsigned long)vaddr,
|
|
|
|
(unsigned long)(vaddr + size));
|
|
|
|
break;
|
|
|
|
case DMA_TO_DEVICE:
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-04-28 12:00:52 -07:00
|
|
|
void arch_dma_prep_coherent(struct page *page, size_t size)
|
2014-11-06 00:19:53 -07:00
|
|
|
{
|
2019-04-28 12:00:52 -07:00
|
|
|
unsigned long start = (unsigned long)page_address(page);
|
2014-11-06 00:19:53 -07:00
|
|
|
|
2019-04-28 12:00:52 -07:00
|
|
|
flush_dcache_range(start, start + size);
|
|
|
|
}
|
2014-11-06 00:19:53 -07:00
|
|
|
|
2020-02-21 16:55:43 -07:00
|
|
|
void *arch_dma_set_uncached(void *ptr, size_t size)
|
2019-04-28 12:00:52 -07:00
|
|
|
{
|
|
|
|
unsigned long addr = (unsigned long)ptr;
|
2014-11-06 00:19:53 -07:00
|
|
|
|
2019-04-28 12:00:52 -07:00
|
|
|
addr |= CONFIG_NIOS2_IO_REGION_BASE;
|
2014-11-06 00:19:53 -07:00
|
|
|
|
2019-04-28 12:00:52 -07:00
|
|
|
return (void *)ptr;
|
2014-11-06 00:19:53 -07:00
|
|
|
}
|