2019-05-26 23:55:05 -07:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
2008-07-03 02:24:31 -07:00
|
|
|
/*
|
|
|
|
* This file contains the processor specific definitions of the TI OMAP34XX.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2007 Texas Instruments.
|
|
|
|
* Copyright (C) 2007 Nokia Corporation.
|
|
|
|
*/
|
|
|
|
|
2010-02-12 13:26:48 -07:00
|
|
|
#ifndef __ASM_ARCH_OMAP3_H
|
|
|
|
#define __ASM_ARCH_OMAP3_H
|
2008-07-03 02:24:31 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Please place only base defines here and put the rest in device
|
|
|
|
* specific headers.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define L4_34XX_BASE 0x48000000
|
|
|
|
#define L4_WK_34XX_BASE 0x48300000
|
|
|
|
#define L4_PER_34XX_BASE 0x49000000
|
|
|
|
#define L4_EMU_34XX_BASE 0x54000000
|
|
|
|
#define L3_34XX_BASE 0x68000000
|
|
|
|
|
2011-12-13 11:46:43 -07:00
|
|
|
#define L4_WK_AM33XX_BASE 0x44C00000
|
|
|
|
|
2008-07-03 02:24:31 -07:00
|
|
|
#define OMAP3430_32KSYNCT_BASE 0x48320000
|
|
|
|
#define OMAP3430_CM_BASE 0x48004800
|
|
|
|
#define OMAP3430_PRM_BASE 0x48306800
|
|
|
|
#define OMAP343X_SMS_BASE 0x6C000000
|
|
|
|
#define OMAP343X_SDRC_BASE 0x6D000000
|
|
|
|
#define OMAP34XX_GPMC_BASE 0x6E000000
|
|
|
|
#define OMAP343X_SCM_BASE 0x48002000
|
|
|
|
#define OMAP343X_CTRL_BASE OMAP343X_SCM_BASE
|
|
|
|
|
|
|
|
#define OMAP34XX_IC_BASE 0x48200000
|
2009-03-23 18:23:49 -07:00
|
|
|
|
2015-03-25 15:57:35 -07:00
|
|
|
#define OMAP3430_ISP_BASE (L4_34XX_BASE + 0xBC000)
|
|
|
|
#define OMAP3430_ISP_MMU_BASE (OMAP3430_ISP_BASE + 0x1400)
|
|
|
|
#define OMAP3430_ISP_BASE2 (OMAP3430_ISP_BASE + 0x1800)
|
2009-03-23 18:23:49 -07:00
|
|
|
|
2008-07-03 02:24:31 -07:00
|
|
|
#define OMAP34XX_HSUSB_OTG_BASE (L4_34XX_BASE + 0xAB000)
|
|
|
|
#define OMAP34XX_USBTLL_BASE (L4_34XX_BASE + 0x62000)
|
2009-11-22 11:11:01 -07:00
|
|
|
#define OMAP34XX_UHH_CONFIG_BASE (L4_34XX_BASE + 0x64000)
|
|
|
|
#define OMAP34XX_OHCI_BASE (L4_34XX_BASE + 0x64400)
|
|
|
|
#define OMAP34XX_EHCI_BASE (L4_34XX_BASE + 0x64800)
|
|
|
|
#define OMAP34XX_SR1_BASE 0x480C9000
|
|
|
|
#define OMAP34XX_SR2_BASE 0x480CB000
|
2008-07-03 02:24:31 -07:00
|
|
|
|
2009-03-28 10:53:31 -07:00
|
|
|
#define OMAP34XX_MAILBOX_BASE (L4_34XX_BASE + 0x94000)
|
2008-07-03 02:24:31 -07:00
|
|
|
|
2010-05-02 20:10:03 -07:00
|
|
|
/* Security */
|
|
|
|
#define OMAP34XX_SEC_BASE (L4_34XX_BASE + 0xA0000)
|
|
|
|
#define OMAP34XX_SEC_SHA1MD5_BASE (OMAP34XX_SEC_BASE + 0x23000)
|
|
|
|
#define OMAP34XX_SEC_AES_BASE (OMAP34XX_SEC_BASE + 0x25000)
|
|
|
|
|
2010-02-12 13:26:48 -07:00
|
|
|
#endif /* __ASM_ARCH_OMAP3_H */
|
2008-07-03 02:24:31 -07:00
|
|
|
|