2021-09-03 08:26:15 -07:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
%YAML 1.2
|
|
|
|
---
|
|
|
|
$id: http://devicetree.org/schemas/clock/fixed-mmio-clock.yaml#
|
|
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
|
2022-12-16 09:38:13 -07:00
|
|
|
title: Simple memory mapped IO fixed-rate clock sources
|
2021-09-03 08:26:15 -07:00
|
|
|
|
|
|
|
description:
|
|
|
|
This binding describes a fixed-rate clock for which the frequency can
|
|
|
|
be read from a single 32-bit memory mapped I/O register.
|
|
|
|
|
|
|
|
It was designed for test systems, like FPGA, not for complete,
|
|
|
|
finished SoCs.
|
|
|
|
|
|
|
|
maintainers:
|
|
|
|
- Jan Kotas <jank@cadence.com>
|
|
|
|
|
|
|
|
properties:
|
|
|
|
compatible:
|
|
|
|
const: fixed-mmio-clock
|
|
|
|
|
|
|
|
reg:
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
"#clock-cells":
|
|
|
|
const: 0
|
|
|
|
|
|
|
|
clock-output-names:
|
|
|
|
maxItems: 1
|
|
|
|
|
|
|
|
required:
|
|
|
|
- compatible
|
|
|
|
- reg
|
|
|
|
- "#clock-cells"
|
|
|
|
|
|
|
|
additionalProperties: false
|
|
|
|
|
|
|
|
examples:
|
|
|
|
- |
|
|
|
|
sysclock: sysclock@fd020004 {
|
|
|
|
compatible = "fixed-mmio-clock";
|
|
|
|
#clock-cells = <0>;
|
|
|
|
reg = <0xfd020004 0x4>;
|
|
|
|
clock-output-names = "sysclk";
|
|
|
|
};
|
|
|
|
...
|