2005-11-02 21:14:36 -07:00
|
|
|
#ifndef _ASM_POWERPC_PTRACE_H
|
|
|
|
#define _ASM_POWERPC_PTRACE_H
|
2005-04-16 15:20:36 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Copyright (C) 2001 PPC64 Team, IBM Corp
|
|
|
|
*
|
|
|
|
* This struct defines the way the registers are stored on the
|
|
|
|
* kernel stack during a system call or other kernel entry.
|
|
|
|
*
|
|
|
|
* this should only contain volatile regs
|
|
|
|
* since we can keep non-volatile in the thread_struct
|
|
|
|
* should set this up when only volatiles are saved
|
|
|
|
* by intr code.
|
|
|
|
*
|
|
|
|
* Since this is going on the stack, *CARE MUST BE TAKEN* to insure
|
|
|
|
* that the overall structure is a multiple of 16 bytes in length.
|
|
|
|
*
|
|
|
|
* Note that the offsets of the fields in this struct correspond with
|
2005-11-02 21:14:36 -07:00
|
|
|
* the PT_* values below. This simplifies arch/powerpc/kernel/ptrace.c.
|
2005-04-16 15:20:36 -07:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version
|
|
|
|
* 2 of the License, or (at your option) any later version.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
2005-09-09 23:01:08 -07:00
|
|
|
|
2005-04-16 15:20:36 -07:00
|
|
|
struct pt_regs {
|
2005-09-09 23:01:08 -07:00
|
|
|
unsigned long gpr[32];
|
|
|
|
unsigned long nip;
|
|
|
|
unsigned long msr;
|
2005-11-02 21:14:36 -07:00
|
|
|
unsigned long orig_gpr3; /* Used for restarting system calls */
|
2005-09-09 23:01:08 -07:00
|
|
|
unsigned long ctr;
|
|
|
|
unsigned long link;
|
|
|
|
unsigned long xer;
|
|
|
|
unsigned long ccr;
|
2005-11-02 21:14:36 -07:00
|
|
|
#ifdef __powerpc64__
|
|
|
|
unsigned long softe; /* Soft enabled/disabled */
|
|
|
|
#else
|
|
|
|
unsigned long mq; /* 601 only (not used at present) */
|
|
|
|
/* Used on APUS to hold IPL value. */
|
|
|
|
#endif
|
|
|
|
unsigned long trap; /* Reason for being here */
|
|
|
|
/* N.B. for critical exceptions on 4xx, the dar and dsisr
|
|
|
|
fields are overloaded to hold srr0 and srr1. */
|
|
|
|
unsigned long dar; /* Fault registers */
|
|
|
|
unsigned long dsisr; /* on 4xx/Book-E used for ESR */
|
|
|
|
unsigned long result; /* Result of a system call */
|
2005-04-16 15:20:36 -07:00
|
|
|
};
|
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#endif /* __ASSEMBLY__ */
|
2005-04-16 15:20:36 -07:00
|
|
|
|
2005-09-09 23:01:08 -07:00
|
|
|
#ifdef __KERNEL__
|
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#ifdef __powerpc64__
|
|
|
|
|
2007-12-20 04:58:55 -07:00
|
|
|
#define __ARCH_WANT_COMPAT_SYS_PTRACE
|
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#define STACK_FRAME_OVERHEAD 112 /* size of minimum stack frame */
|
2008-04-16 21:34:59 -07:00
|
|
|
#define STACK_FRAME_LR_SAVE 2 /* Location of LR in stack frame */
|
|
|
|
#define STACK_FRAME_REGS_MARKER ASM_CONST(0x7265677368657265)
|
|
|
|
#define STACK_INT_FRAME_SIZE (sizeof(struct pt_regs) + \
|
|
|
|
STACK_FRAME_OVERHEAD + 288)
|
|
|
|
#define STACK_FRAME_MARKER 12
|
2005-11-02 21:14:36 -07:00
|
|
|
|
|
|
|
/* Size of dummy stack frame allocated when calling signal handler. */
|
|
|
|
#define __SIGNAL_FRAMESIZE 128
|
|
|
|
#define __SIGNAL_FRAMESIZE32 64
|
|
|
|
|
|
|
|
#else /* __powerpc64__ */
|
|
|
|
|
|
|
|
#define STACK_FRAME_OVERHEAD 16 /* size of minimum stack frame */
|
2008-04-16 21:34:59 -07:00
|
|
|
#define STACK_FRAME_LR_SAVE 1 /* Location of LR in stack frame */
|
|
|
|
#define STACK_FRAME_REGS_MARKER ASM_CONST(0x72656773)
|
|
|
|
#define STACK_INT_FRAME_SIZE (sizeof(struct pt_regs) + STACK_FRAME_OVERHEAD)
|
|
|
|
#define STACK_FRAME_MARKER 2
|
2005-11-02 21:14:36 -07:00
|
|
|
|
|
|
|
/* Size of stack frame allocated when calling signal handler. */
|
|
|
|
#define __SIGNAL_FRAMESIZE 64
|
|
|
|
|
|
|
|
#endif /* __powerpc64__ */
|
2005-09-09 23:01:08 -07:00
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
|
|
|
#define instruction_pointer(regs) ((regs)->nip)
|
2006-10-02 02:17:31 -07:00
|
|
|
#define regs_return_value(regs) ((regs)->gpr[3])
|
|
|
|
|
2005-04-16 15:20:36 -07:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
extern unsigned long profile_pc(struct pt_regs *regs);
|
|
|
|
#else
|
|
|
|
#define profile_pc(regs) instruction_pointer(regs)
|
|
|
|
#endif
|
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#ifdef __powerpc64__
|
2005-04-16 15:20:36 -07:00
|
|
|
#define user_mode(regs) ((((regs)->msr) >> MSR_PR_LG) & 0x1)
|
2005-11-02 21:14:36 -07:00
|
|
|
#else
|
|
|
|
#define user_mode(regs) (((regs)->msr & MSR_PR) != 0)
|
|
|
|
#endif
|
2005-04-16 15:20:36 -07:00
|
|
|
|
|
|
|
#define force_successful_syscall_return() \
|
2005-11-02 21:14:36 -07:00
|
|
|
do { \
|
[PATCH] syscall entry/exit revamp
This cleanup patch speeds up the null syscall path on ppc64 by about 3%,
and brings the ppc32 and ppc64 code slightly closer together.
The ppc64 code was checking current_thread_info()->flags twice in the
syscall exit path; once for TIF_SYSCALL_T_OR_A before disabling
interrupts, and then again for TIF_SIGPENDING|TIF_NEED_RESCHED etc after
disabling interrupts. Now we do the same as ppc32 -- check the flags
only once in the fast path, and re-enable interrupts if necessary in the
ptrace case.
The patch abolishes the 'syscall_noerror' member of struct thread_info
and replaces it with a TIF_NOERROR bit in the flags, which is handled in
the slow path. This shortens the syscall entry code, which no longer
needs to clear syscall_noerror.
The patch adds a TIF_SAVE_NVGPRS flag which causes the syscall exit slow
path to save the non-volatile GPRs into a signal frame. This removes the
need for the assembly wrappers around sys_sigsuspend(),
sys_rt_sigsuspend(), et al which existed solely to save those registers
in advance. It also means I don't have to add new wrappers for ppoll()
and pselect(), which is what I was supposed to be doing when I got
distracted into this...
Finally, it unifies the ppc64 and ppc32 methods of handling syscall exit
directly into a signal handler (as required by sigsuspend et al) by
introducing a TIF_RESTOREALL flag which causes _all_ the registers to be
reloaded from the pt_regs by taking the ret_from_exception path, instead
of the normal syscall exit path which stomps on the callee-saved GPRs.
It appears to pass an LTP test run on ppc64, and passes basic testing on
ppc32 too. Brief tests of ptrace functionality with strace and gdb also
appear OK. I wouldn't send it to Linus for 2.6.15 just yet though :)
Signed-off-by: David Woodhouse <dwmw2@infradead.org>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2005-11-15 11:52:18 -07:00
|
|
|
set_thread_flag(TIF_NOERROR); \
|
2005-11-02 21:14:36 -07:00
|
|
|
} while(0)
|
2005-04-16 15:20:36 -07:00
|
|
|
|
2007-06-03 22:15:44 -07:00
|
|
|
struct task_struct;
|
|
|
|
extern unsigned long ptrace_get_reg(struct task_struct *task, int regno);
|
|
|
|
extern int ptrace_put_reg(struct task_struct *task, int regno,
|
|
|
|
unsigned long data);
|
|
|
|
|
2005-04-16 15:20:36 -07:00
|
|
|
/*
|
|
|
|
* We use the least-significant bit of the trap field to indicate
|
|
|
|
* whether we have saved the full set of registers, or only a
|
|
|
|
* partial set. A 1 there means the partial set.
|
2005-11-02 21:14:36 -07:00
|
|
|
* On 4xx we use the next bit to indicate whether the exception
|
|
|
|
* is a critical exception (1 means it is).
|
2005-04-16 15:20:36 -07:00
|
|
|
*/
|
|
|
|
#define FULL_REGS(regs) (((regs)->trap & 1) == 0)
|
2005-11-02 21:14:36 -07:00
|
|
|
#ifndef __powerpc64__
|
2007-12-20 21:39:21 -07:00
|
|
|
#define IS_CRITICAL_EXC(regs) (((regs)->trap & 2) != 0)
|
|
|
|
#define IS_MCHECK_EXC(regs) (((regs)->trap & 4) != 0)
|
2008-04-30 03:44:53 -07:00
|
|
|
#define IS_DEBUG_EXC(regs) (((regs)->trap & 8) != 0)
|
2005-11-02 21:14:36 -07:00
|
|
|
#endif /* ! __powerpc64__ */
|
2005-04-16 15:20:36 -07:00
|
|
|
#define TRAP(regs) ((regs)->trap & ~0xF)
|
2005-11-02 21:14:36 -07:00
|
|
|
#ifdef __powerpc64__
|
2005-04-16 15:20:36 -07:00
|
|
|
#define CHECK_FULL_REGS(regs) BUG_ON(regs->trap & 1)
|
2005-11-02 21:14:36 -07:00
|
|
|
#else
|
|
|
|
#define CHECK_FULL_REGS(regs) \
|
|
|
|
do { \
|
|
|
|
if ((regs)->trap & 1) \
|
|
|
|
printk(KERN_CRIT "%s: partial register set\n", __FUNCTION__); \
|
|
|
|
} while (0)
|
|
|
|
#endif /* __powerpc64__ */
|
2005-09-09 23:01:08 -07:00
|
|
|
|
2008-01-30 05:30:51 -07:00
|
|
|
/*
|
|
|
|
* These are defined as per linux/ptrace.h, which see.
|
|
|
|
*/
|
|
|
|
#define arch_has_single_step() (1)
|
|
|
|
extern void user_enable_single_step(struct task_struct *);
|
|
|
|
extern void user_disable_single_step(struct task_struct *);
|
|
|
|
|
2005-09-09 23:01:08 -07:00
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#endif /* __KERNEL__ */
|
2005-09-09 23:01:08 -07:00
|
|
|
|
2005-04-16 15:20:36 -07:00
|
|
|
/*
|
|
|
|
* Offsets used by 'ptrace' system call interface.
|
2005-11-02 21:14:36 -07:00
|
|
|
* These can't be changed without breaking binary compatibility
|
|
|
|
* with MkLinux, etc.
|
2005-04-16 15:20:36 -07:00
|
|
|
*/
|
|
|
|
#define PT_R0 0
|
|
|
|
#define PT_R1 1
|
|
|
|
#define PT_R2 2
|
|
|
|
#define PT_R3 3
|
|
|
|
#define PT_R4 4
|
|
|
|
#define PT_R5 5
|
|
|
|
#define PT_R6 6
|
|
|
|
#define PT_R7 7
|
|
|
|
#define PT_R8 8
|
|
|
|
#define PT_R9 9
|
|
|
|
#define PT_R10 10
|
|
|
|
#define PT_R11 11
|
|
|
|
#define PT_R12 12
|
|
|
|
#define PT_R13 13
|
|
|
|
#define PT_R14 14
|
|
|
|
#define PT_R15 15
|
|
|
|
#define PT_R16 16
|
|
|
|
#define PT_R17 17
|
|
|
|
#define PT_R18 18
|
|
|
|
#define PT_R19 19
|
|
|
|
#define PT_R20 20
|
|
|
|
#define PT_R21 21
|
|
|
|
#define PT_R22 22
|
|
|
|
#define PT_R23 23
|
|
|
|
#define PT_R24 24
|
|
|
|
#define PT_R25 25
|
|
|
|
#define PT_R26 26
|
|
|
|
#define PT_R27 27
|
|
|
|
#define PT_R28 28
|
|
|
|
#define PT_R29 29
|
|
|
|
#define PT_R30 30
|
|
|
|
#define PT_R31 31
|
|
|
|
|
|
|
|
#define PT_NIP 32
|
|
|
|
#define PT_MSR 33
|
|
|
|
#define PT_ORIG_R3 34
|
|
|
|
#define PT_CTR 35
|
|
|
|
#define PT_LNK 36
|
|
|
|
#define PT_XER 37
|
|
|
|
#define PT_CCR 38
|
2005-11-02 21:14:36 -07:00
|
|
|
#ifndef __powerpc64__
|
|
|
|
#define PT_MQ 39
|
|
|
|
#else
|
2005-04-16 15:20:36 -07:00
|
|
|
#define PT_SOFTE 39
|
[POWERPC] ptrace updates & new, better requests
The powerpc ptrace interface is dodgy at best. We have defined our
"own" versions of GETREGS/SETREGS/GETFPREGS/SETFPREGS that strangely
take arguments in reverse order from other archs (in addition to having
different request numbers) and have subtle issue, like not accessing
all of the registers in their respective categories.
This patch moves the implementation of those to a separate function
in order to facilitate their deprecation in the future, and provides
new ptrace requests that mirror the x86 and sparc ones and use the
same numbers:
PTRACE_GETREGS : returns an entire pt_regs (the whole thing,
not only the 32 GPRs, though that doesn't
include the FPRs etc... There's a compat version
for 32 bits that returns a 32 bits compatible
pt_regs (44 uints)
PTRACE_SETREGS : sets an entire pt_regs (the whole thing,
not only the 32 GPRs, though that doesn't
include the FPRs etc... Some registers cannot be
written to and will just be dropped, this is the
same as with POKEUSR, that is anything above MQ
on 32 bits and CCR on 64 bits. There is a compat
version as well.
PTRACE_GETFPREGS : returns all the FP registers -including- the FPSCR
that is 33 doubles (regardless of 32/64 bits)
PTRACE_SETFPREGS : sets all the FP registers -including- the FPSCR
that is 33 doubles (regardless of 32/64 bits)
And two that only exist on 64 bits kernels:
PTRACE_GETREGS64 : Same as PTRACE_GETREGS, except there is no compat
function, a 32 bits process will obtain the full 64
bits registers
PTRACE_SETREGS64 : Same as PTRACE_SETREGS, except there is no compat
function, a 32 bits process will set the full 64
bits registers
The two later ones makes things easier to have a 32 bits debugger on a
64 bits program (or on a 32 bits program that uses the full 64 bits of
the GPRs, which is possible though has issues that will be fixed in a
later patch).
Finally, while at it, the patch removes a whole bunch of code duplication
between ptrace32.c and ptrace.c, in large part by having the former call
into the later for all requests that don't need any special "compat"
treatment.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2007-06-03 22:15:43 -07:00
|
|
|
#endif
|
2005-09-09 23:01:08 -07:00
|
|
|
#define PT_TRAP 40
|
|
|
|
#define PT_DAR 41
|
|
|
|
#define PT_DSISR 42
|
2005-04-16 15:20:36 -07:00
|
|
|
#define PT_RESULT 43
|
[POWERPC] ptrace updates & new, better requests
The powerpc ptrace interface is dodgy at best. We have defined our
"own" versions of GETREGS/SETREGS/GETFPREGS/SETFPREGS that strangely
take arguments in reverse order from other archs (in addition to having
different request numbers) and have subtle issue, like not accessing
all of the registers in their respective categories.
This patch moves the implementation of those to a separate function
in order to facilitate their deprecation in the future, and provides
new ptrace requests that mirror the x86 and sparc ones and use the
same numbers:
PTRACE_GETREGS : returns an entire pt_regs (the whole thing,
not only the 32 GPRs, though that doesn't
include the FPRs etc... There's a compat version
for 32 bits that returns a 32 bits compatible
pt_regs (44 uints)
PTRACE_SETREGS : sets an entire pt_regs (the whole thing,
not only the 32 GPRs, though that doesn't
include the FPRs etc... Some registers cannot be
written to and will just be dropped, this is the
same as with POKEUSR, that is anything above MQ
on 32 bits and CCR on 64 bits. There is a compat
version as well.
PTRACE_GETFPREGS : returns all the FP registers -including- the FPSCR
that is 33 doubles (regardless of 32/64 bits)
PTRACE_SETFPREGS : sets all the FP registers -including- the FPSCR
that is 33 doubles (regardless of 32/64 bits)
And two that only exist on 64 bits kernels:
PTRACE_GETREGS64 : Same as PTRACE_GETREGS, except there is no compat
function, a 32 bits process will obtain the full 64
bits registers
PTRACE_SETREGS64 : Same as PTRACE_SETREGS, except there is no compat
function, a 32 bits process will set the full 64
bits registers
The two later ones makes things easier to have a 32 bits debugger on a
64 bits program (or on a 32 bits program that uses the full 64 bits of
the GPRs, which is possible though has issues that will be fixed in a
later patch).
Finally, while at it, the patch removes a whole bunch of code duplication
between ptrace32.c and ptrace.c, in large part by having the former call
into the later for all requests that don't need any special "compat"
treatment.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2007-06-03 22:15:43 -07:00
|
|
|
#define PT_REGS_COUNT 44
|
2005-04-16 15:20:36 -07:00
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#define PT_FPR0 48 /* each FP reg occupies 2 slots in this space */
|
|
|
|
|
|
|
|
#ifndef __powerpc64__
|
|
|
|
|
|
|
|
#define PT_FPR31 (PT_FPR0 + 2*31)
|
|
|
|
#define PT_FPSCR (PT_FPR0 + 2*32 + 1)
|
|
|
|
|
|
|
|
#else /* __powerpc64__ */
|
2005-04-16 15:20:36 -07:00
|
|
|
|
2005-09-09 23:01:08 -07:00
|
|
|
#define PT_FPSCR (PT_FPR0 + 32) /* each FP reg occupies 1 slot in 64-bit space */
|
2005-04-16 15:20:36 -07:00
|
|
|
|
|
|
|
#ifdef __KERNEL__
|
2005-09-09 23:01:08 -07:00
|
|
|
#define PT_FPSCR32 (PT_FPR0 + 2*32 + 1) /* each FP reg occupies 2 32-bit userspace slots */
|
2005-04-16 15:20:36 -07:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#define PT_VR0 82 /* each Vector reg occupies 2 slots in 64-bit */
|
|
|
|
#define PT_VSCR (PT_VR0 + 32*2 + 1)
|
|
|
|
#define PT_VRSAVE (PT_VR0 + 33*2)
|
|
|
|
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
#define PT_VR0_32 164 /* each Vector reg occupies 4 slots in 32-bit */
|
|
|
|
#define PT_VSCR_32 (PT_VR0 + 32*4 + 3)
|
|
|
|
#define PT_VRSAVE_32 (PT_VR0 + 33*4)
|
|
|
|
#endif
|
|
|
|
|
2008-06-24 21:07:18 -07:00
|
|
|
/*
|
|
|
|
* Only store first 32 VSRs here. The second 32 VSRs in VR0-31
|
|
|
|
*/
|
|
|
|
#define PT_VSR0 150 /* each VSR reg occupies 2 slots in 64-bit */
|
|
|
|
#define PT_VSR31 (PT_VSR0 + 2*31)
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
#define PT_VSR0_32 300 /* each VSR reg occupies 4 slots in 32-bit */
|
|
|
|
#endif
|
2005-11-02 21:14:36 -07:00
|
|
|
#endif /* __powerpc64__ */
|
|
|
|
|
2005-04-16 15:20:36 -07:00
|
|
|
/*
|
2005-11-02 21:14:36 -07:00
|
|
|
* Get/set all the altivec registers vr0..vr31, vscr, vrsave, in one go.
|
|
|
|
* The transfer totals 34 quadword. Quadwords 0-31 contain the
|
|
|
|
* corresponding vector registers. Quadword 32 contains the vscr as the
|
|
|
|
* last word (offset 12) within that quadword. Quadword 33 contains the
|
2005-04-16 15:20:36 -07:00
|
|
|
* vrsave as the first word (offset 0) within the quadword.
|
|
|
|
*
|
2005-11-02 21:14:36 -07:00
|
|
|
* This definition of the VMX state is compatible with the current PPC32
|
|
|
|
* ptrace interface. This allows signal handling and ptrace to use the same
|
|
|
|
* structures. This also simplifies the implementation of a bi-arch
|
2005-04-16 15:20:36 -07:00
|
|
|
* (combined (32- and 64-bit) gdb.
|
|
|
|
*/
|
|
|
|
#define PTRACE_GETVRREGS 18
|
|
|
|
#define PTRACE_SETVRREGS 19
|
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
/* Get/set all the upper 32-bits of the SPE registers, accumulator, and
|
|
|
|
* spefscr, in one go */
|
|
|
|
#define PTRACE_GETEVRREGS 20
|
|
|
|
#define PTRACE_SETEVRREGS 21
|
2005-04-16 15:20:36 -07:00
|
|
|
|
2008-06-24 21:07:18 -07:00
|
|
|
/* Get the first 32 128bit VSX registers */
|
|
|
|
#define PTRACE_GETVSRREGS 27
|
|
|
|
#define PTRACE_SETVSRREGS 28
|
|
|
|
|
2005-09-09 23:01:10 -07:00
|
|
|
/*
|
|
|
|
* Get or set a debug register. The first 16 are DABR registers and the
|
|
|
|
* second 16 are IABR registers.
|
|
|
|
*/
|
|
|
|
#define PTRACE_GET_DEBUGREG 25
|
|
|
|
#define PTRACE_SET_DEBUGREG 26
|
|
|
|
|
[POWERPC] ptrace updates & new, better requests
The powerpc ptrace interface is dodgy at best. We have defined our
"own" versions of GETREGS/SETREGS/GETFPREGS/SETFPREGS that strangely
take arguments in reverse order from other archs (in addition to having
different request numbers) and have subtle issue, like not accessing
all of the registers in their respective categories.
This patch moves the implementation of those to a separate function
in order to facilitate their deprecation in the future, and provides
new ptrace requests that mirror the x86 and sparc ones and use the
same numbers:
PTRACE_GETREGS : returns an entire pt_regs (the whole thing,
not only the 32 GPRs, though that doesn't
include the FPRs etc... There's a compat version
for 32 bits that returns a 32 bits compatible
pt_regs (44 uints)
PTRACE_SETREGS : sets an entire pt_regs (the whole thing,
not only the 32 GPRs, though that doesn't
include the FPRs etc... Some registers cannot be
written to and will just be dropped, this is the
same as with POKEUSR, that is anything above MQ
on 32 bits and CCR on 64 bits. There is a compat
version as well.
PTRACE_GETFPREGS : returns all the FP registers -including- the FPSCR
that is 33 doubles (regardless of 32/64 bits)
PTRACE_SETFPREGS : sets all the FP registers -including- the FPSCR
that is 33 doubles (regardless of 32/64 bits)
And two that only exist on 64 bits kernels:
PTRACE_GETREGS64 : Same as PTRACE_GETREGS, except there is no compat
function, a 32 bits process will obtain the full 64
bits registers
PTRACE_SETREGS64 : Same as PTRACE_SETREGS, except there is no compat
function, a 32 bits process will set the full 64
bits registers
The two later ones makes things easier to have a 32 bits debugger on a
64 bits program (or on a 32 bits program that uses the full 64 bits of
the GPRs, which is possible though has issues that will be fixed in a
later patch).
Finally, while at it, the patch removes a whole bunch of code duplication
between ptrace32.c and ptrace.c, in large part by having the former call
into the later for all requests that don't need any special "compat"
treatment.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2007-06-03 22:15:43 -07:00
|
|
|
/* (new) PTRACE requests using the same numbers as x86 and the same
|
|
|
|
* argument ordering. Additionally, they support more registers too
|
|
|
|
*/
|
|
|
|
#define PTRACE_GETREGS 12
|
|
|
|
#define PTRACE_SETREGS 13
|
|
|
|
#define PTRACE_GETFPREGS 14
|
|
|
|
#define PTRACE_SETFPREGS 15
|
|
|
|
#define PTRACE_GETREGS64 22
|
|
|
|
#define PTRACE_SETREGS64 23
|
|
|
|
|
|
|
|
/* (old) PTRACE requests with inverted arguments */
|
2005-09-09 23:01:08 -07:00
|
|
|
#define PPC_PTRACE_GETREGS 0x99 /* Get GPRs 0 - 31 */
|
|
|
|
#define PPC_PTRACE_SETREGS 0x98 /* Set GPRs 0 - 31 */
|
|
|
|
#define PPC_PTRACE_GETFPREGS 0x97 /* Get FPRs 0 - 31 */
|
|
|
|
#define PPC_PTRACE_SETFPREGS 0x96 /* Set FPRs 0 - 31 */
|
|
|
|
|
|
|
|
/* Calls to trace a 64bit program from a 32bit program */
|
|
|
|
#define PPC_PTRACE_PEEKTEXT_3264 0x95
|
|
|
|
#define PPC_PTRACE_PEEKDATA_3264 0x94
|
|
|
|
#define PPC_PTRACE_POKETEXT_3264 0x93
|
|
|
|
#define PPC_PTRACE_POKEDATA_3264 0x92
|
|
|
|
#define PPC_PTRACE_PEEKUSR_3264 0x91
|
|
|
|
#define PPC_PTRACE_POKEUSR_3264 0x90
|
2005-04-16 15:20:36 -07:00
|
|
|
|
2005-11-02 21:14:36 -07:00
|
|
|
#endif /* _ASM_POWERPC_PTRACE_H */
|