20 lines
668 B
C
20 lines
668 B
C
|
#ifndef X86_64_INTEL_ARCH_PERFMON_H
|
||
|
|
#define X86_64_INTEL_ARCH_PERFMON_H 1
|
||
|
|
|
||
|
|
#define MSR_ARCH_PERFMON_PERFCTR0 0xc1
|
||
|
|
#define MSR_ARCH_PERFMON_PERFCTR1 0xc2
|
||
|
|
|
||
|
|
#define MSR_ARCH_PERFMON_EVENTSEL0 0x186
|
||
|
|
#define MSR_ARCH_PERFMON_EVENTSEL1 0x187
|
||
|
|
|
||
|
|
#define ARCH_PERFMON_EVENTSEL0_ENABLE (1 << 22)
|
||
|
|
#define ARCH_PERFMON_EVENTSEL_INT (1 << 20)
|
||
|
|
#define ARCH_PERFMON_EVENTSEL_OS (1 << 17)
|
||
|
|
#define ARCH_PERFMON_EVENTSEL_USR (1 << 16)
|
||
|
|
|
||
|
|
#define ARCH_PERFMON_UNHALTED_CORE_CYCLES_SEL (0x3c)
|
||
|
|
#define ARCH_PERFMON_UNHALTED_CORE_CYCLES_UMASK (0x00 << 8)
|
||
|
|
#define ARCH_PERFMON_UNHALTED_CORE_CYCLES_PRESENT (1 << 0)
|
||
|
|
|
||
|
|
#endif /* X86_64_INTEL_ARCH_PERFMON_H */
|